

DATA SHEET

SILICONDRIVE SECURE CF **SSD-Cxxx(I)-3150**

OVERVIEW

SiliconDrive Secure combines all the high performance, high reliability, and multiyear benefits lifecycle of the standard SiliconDrive Secure with a comprehensive suite of patented and patent-pending technologies that provide multiple security options to safeguard application data and software IP in embedded systems.

Applications requiring advanced levels of security such as data recorders, wearable and field computers, medical monitoring and diagnostic equipment, POS systems, and voting machines are able to activate security options to protect application data and software IP from theft, falling into the wrong hands from deployments in highrisk areas, corruption, and accidental or malicious overwrites.

SILICONDRIVE SECURE TECHNOLOGY

PowerArmor Eliminates drive corruption

SISMART Calculates remaining useful

life

Ties SiliconDrive Secure to a specific host and/or software IP SiKev

SiZone Data zones with different

security parameters

SiSweep Ultra-fast data erasure

SiPurge Non-recoverable data erasure SiProtect Software write protection for

read-only access

SiSecure Password required for read/

write access

SiliconDrive Secure includes the SiliconSystems' proprietary base technologies PowerArmor and SiSMART, which eliminate drive corruption and calculate remaining useful life.

FEATURES

- Integrated PowerArmor and SiSMART technology
- Capacity range: 32MB to 8GB
- Supports both 8-bit and 16-bit data register transfers
- Supports dual-voltage 3.3V or 5V interface
- Data reliability < 1 error in 10¹⁴ bits read
- MTBF > 4,000,000 hours
- ATA-3 compliant
- Industry standard Type I CF form factor
- RoHS 5 of 6 compliant
- Supports PIO modes 0-4 and DMA modes 0-2







SILICONSYSTEMS PROPRIETARY

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc. All unauthorized use and/or reproduction is prohibited.

26940 ALISO VIEJO PARKWAY, ALISO VIEJO, CA 92656 • PHONE: 949.900.9400 • FAX: 949.900.9500 • http://www.siliconsystems.com

DOCUMENT: SSDS04-3150C-R MAY 22, 2007

REVISION HISTORY

Document No.	Release Date	Changes
SSDS04-3150C-R	May 22, 2007	 Updated: "SiliconDrive Secure Technology." Removed: NOP command from the "ATA Command Set" table.
SSDS03-3150C-R	February 7, 2007	 Updated: V_{IH} symbol from 2.0 to 2.5 in the "DC Characteristics" table. "Common Memory Description and Operation" tables.
SSDS02-3150C-R	December 29, 2006	Updated:-CS0, -CS1 signals in the "Signal Description" table.
SSDS01-3150C-R SSDS00-3150C-R	July 6, 2006 June 8, 2006	Updated: • Temperature in "Environmental Specifications" table Initial release.
33D300-3130C-IX	Julie 0, 2000	ililiai lelease.

PAGE II MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

TABLE OF CONTENTS

Overview	i
SiliconDrive Secure Technology	i
Physical Specifications	1
Physical Dimensions	1
Product Specifications	2
System Performance	2
System Power Requirements	2
System Reliability	2
Product Capacity Specifications	3
Environmental Specifications	3
Electrical Specification	4
Pin Assignments	4
Signal Descriptions	5
Absolute Maximum Ratings	15
Vcc = 3.3 ± 10%	15
Vcc = 5.0 ± 10%	15
Capacitance	15
DC Characteristics	16
AC Characteristics	17
Attribute and Common Memory Read Timing	17
Attribute and Common Memory Write Timing	18
I/O Access Read Timing	19
I/O Access Write Timing	20
True IDE Read/Write Access Timing	21
True IDE Multiword DMA Read/Write Access Timing	22
Attribute Memory Description and Operation	23
Attribute Memory Read Operations	23

SILICONSYSTEMS PROPRIETARY

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc. All unauthorized use and/or reproduction is prohibited.

	Attribute Memory Write Operations	. 24
	Attribute Memory Map	. 25
	Card Information Structure	26
	Configuration Option Register (200h)	37
	Configuration and Status Register (202h)	38
	Pin Placement Register (204h)	39
	Socket and Copy Register (206h)	40
C	common Memory Description and Operation	. 41
	Common Memory Read Operations	41
	Common Memory Write Operations	41
I/	O Space Description and Operation	. 42
	I/O Space Read Operations	42
	I/O Space Write Operations	42
Α	TA and True IDE Register Decoding	43
	Memory-Mapped Register Decoding	43
	Independent I/O Mode Register Decoding	44
	Primary and Secondary I/O Mapped Register Decoding	45
	Task File Register Specification	46
Δ	TA Registers	. 47
	Data Register	. 47
	Error Register	47
	Feature Register	48
	Sector Count Register	49
	Sector Number Register	50
	Cylinder Low Register	51
	Cylinder High Register	. 52
	Drive/Head Register	53
	Status Register	
	Command Register	. 55

	Alternate Status Register	56
	Device Control Register	57
	Device Address Register	58
A	ATA Command Block and Set Description	59
	ATA Command Set	59
	Check Power Mode — 98h, E5h	61
	Executive Drive Diagnostic — 90h	62
	Format Track — 50h	63
	Identify Drive — ECh	64
	Identify Drive — Drive Attribute Data	65
	Idle — 97h, E3h	68
	Idle Immediate — 95h, E1h	69
	Initialize Drive Parameters — 91h	70
	Recalibrate — 1Xh	71
	Read Buffer — E4h	72
	Read DMA — C8h	73
	Read Multiple — C4h	74
	Read Sector — 20h, 21h	75
	Read Long Sector(s) — 22h, 23h	76
	Read Verify Sector(s) — 40h, 41h	77
	Seek — 7Xh	78
	Set Features — EFh	79
	Set Multiple Mode — C6h	80
	Set Sleep Mode — 99h, E6h	81
	Standby — 96h, E2h	82
	Standby Immediate — 94h, E0h	83
	Write Buffer — E8h	84
	Write DMA — CAh	85
	Write Multiple — C5h	86

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc. All unauthorized use and/or reproduction is prohibited.

	Write Sector(s) — 30h, 31h	87
	Write Long Sector(s) — 32h, 33h	88
	Erase Sector(s) — C0h	89
	Request Sense — 03h	90
	Translate Sector — 87h	91
	Wear-Level — F5h	92
	Write Multiple w/o Erase — CDh	93
	Write Sector(s) w/o Erase — 38h	94
	Write Verify — 3Ch	95
Sales	and Support	96
Part I	Numbering	96
Nor	menclature	96
Par	t Numbers	97
Sar	nple Label	97
Relat	ed Documentation	98

LIST OF FIGURES

Figure 1: Physical Dimensions	1
Figure 2: Attribute and Common Memory Read Timing Diagram	17
Figure 3: Attribute and Common Memory Write Timing Diagram	18
Figure 4: I/O Access Read Timing Diagram	19
Figure 5: I/O Access Write Timing Diagram	20
Figure 6: True IDE Read/Write Access Timing Diagram	21
Figure 7: True IDE Multiword DMA Read/Write Access Timing	22
Figure 8: Sample Label	97

SILICONSYSTEMS PROPRIETARY

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc. All unauthorized use and/or reproduction is prohibited.

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc. All unauthorized use and/or reproduction is prohibited.

PAGE VIII MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

LIST OF TABLES

Table 1: System Performance	2
Table 2: System Power Requirements	2
Table 3: System Reliability	2
Table 4: Product Capacity Specifications	3
Table 5: Environmental Specifications	3
Table 6: Pin Assignments	4
Table 7: Signal Descriptions	5
Table 8: Absolute Maximum Rating — Vcc = 3.3 ± 10%	15
Table 9: Absolute Maximum Rating — Vcc = 5.0 ± 10%	15
Table 10: Capacitance	15
Table 11: DC Characteristics	16
Table 12: Attribute and Common Memory Read Timing	17
Table 13: Attribute and Common Memory Write Timing	18
Table 14: I/O Access Read Timing	19
Table 15: I/O Access Write Timing	
Table 16: True IDE Read/Write Access Timing	21
Table 17: True IDE Multiword DMA Read/Write Access Timing	22
Table 18: Attribute Memory Read Operations	23
Table 19: Attribute Memory Write Operations	24
Table 20: Attribute Memory Map	25
Table 21: Card Information Structure	26
Table 22: Configuration Option Register (200h)	37
Table 23: Configuration and Status Register (202h)	38
Table 24: Pin Placement Register (204h)	39
Table 25: Socket and Copy Register (206h)	40
Table 26: Common Memory Read Operations	41
Table 27: Common Memory Write Operations	41

SILICONSYSTEMS PROPRIETARY

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc. All unauthorized use and/or reproduction is prohibited.

Table 28: I/O Space Read Operations	42
Table 29: I/O Space Write Operations	42
Table 30: Memory-Mapped Register Decoding	43
Table 31: Independent I/O Mode Register Decoding	44
Table 32: Primary and Secondary I/O Mapped Register Decoding	45
Table 33: Task File Register Specification	46
Table 34: Error Register	47
Table 35: Feature Register	48
Table 36: Sector Count Register	49
Table 37: Sector Number Register	50
Table 38: Cylinder Low Register	51
Table 39: Cylinder High Register	52
Table 40: Drive/Head Register	53
Table 41: Status Register	54
Table 42: Command Register	55
Table 43: Alternate Status Register	56
Table 44: Device Control Register	57
Table 45: Device Address Register	58
Table 46: ATA Command Block and Set Description	59
Table 47: ATA Command Set	59
Table 48: Check Power Mode — 98h, E5h	61
Table 49: Executive Drive Diagnostic — 90h	62
Table 50: Format Track — 50h	63
Table 51: Identify Drive — ECh	64
Table 52: Identify Drive — Drive Attribute Data	65
Table 53: Idle — 97h, E3h	68
Table 54: Idle Immediate — 95h, E1h	69
Table 55: Initialize Drive Parameters — 91h	70
Table 56: Recalibrate — 1Yh	71

Table 57: Read	d Buffer — E4h	72
Table 58: Read	d DMA — C8h	73
Table 59: Read	d Multiple — C4h	74
Table 60: Read	d Sector — 20h, 21h	75
Table 61: Read	d Long Sector(s) — 22h, 23h	76
Table 62: Read	d Verify Sector(s) — 40h, 41h	77
Table 63: Seek	< — 7Xh	78
Table 64: Set F	Features — EFh	79
Table 65: Set F	Features' Attributes	79
Table 66: Set N	Multiple Mode — C6h	80
Table 67: Set S	Sleep Mode — 99h, E6h	81
Table 68: Stan	ldby — 96h, E2h	82
Table 69: Stan	dby Immediate — 94h, E0h	83
Table 70: Write	e Buffer — E8h	84
Table 71: Write	e DMA — CAh	85
Table 72: Write	e Multiple — C5h	86
Table 73: Write	e Sector(s) — 30h, 31h	87
Table 74: Write	e Long Sector(s) — 32h, 33h	88
Table 75: Eras	se Sector(s) — C0h	89
Table 76: Requ	uest Sense — 03h	90
Table 77: Exte	nded Error Codes	90
Table 78: Tran	slate Sector — 87h	91
Table 79: Wea	r-Level — F5h	92
Table 80: Write	e Multiple w/o Erase — CDh	93
Table 81: Write	e Sector(s) w/o Erase — 38h	94
Table 82: Write	e Verify — 3Ch	95
Table 83: Part	Numbering Nomenclature	96
Table 84: Part	Numbers	97
Table 85: Rela	ted Documentation	98

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc. All unauthorized use and/or reproduction is prohibited.

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc. All unauthorized use and/or reproduction is prohibited.

PAGE XII MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

PHYSICAL SPECIFICATIONS

The SiliconDrive Secure CF products are offered in an industry-standard Type I form factor. See "Part Numbering" on page 96 for details regarding CF capacities.

PHYSICAL DIMENSIONS

This section provides diagrams that describe the physical dimensions for the CF.




Figure 1: Physical Dimensions

SILICONSYSTEMS PROPRIETARY

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.
All unauthorized use and/or reproduction is prohibited.

PRODUCT SPECIFICATIONS

Note: All SiliconDrive Secure CF values quoted are typical at 25°C and nominal supply voltage.

SYSTEM PERFORMANCE

Table 1: System Performance

Reset to Ready Startup Time (Typical/Max)	200ms/400ms
Read Transfer Rate (Typical)	8MBps
Write Transfer Rate (Typical)	6MBps
Burst Transfer Rate	16.7MBps
Controller Overhead (Command to DRQ)	2ms (max)

SYSTEM POWER REQUIREMENTS

Table 2: System Power Requirements

DC Input Voltage	3.3 ± 10%	5.0 ± 10%
Sleep (Standby Current)	<0.5mA	<1.0mA
Read (Typical/Peak)	20mA/75mA	30mA/100mA
Write (Typical/Peak)	30mA/75mA	40mA/100mA

SYSTEM RELIABILITY

Table 3: System Reliability

MTBF (@ 25°C)	> 4,000,000 hours
Data Reliability	< 1 non-recoverable error in 10 ¹⁴ bits read
Endurance	>2,000,000 write/erase cycles
Data Retention	10 years

SILICONSYSTEMS PROPRIETARY

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.
All unauthorized use and/or reproduction is prohibited.

PAGE 2 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

PRODUCT CAPACITY SPECIFICATIONS

Table 4: Product Capacity Specifications

Product Capacity	Formatted Capacity (Bytes)	Number of Sectors	Number of Cylinders	Number of Heads	Number of Sectors/ Track
32MB	32,702,464	63,872	499	4	32
64MB	65,601,536	128,128	1001	4	32
128MB	130,154,496	254,208	993	8	32
256MB	260,571,136	508,928	994	16	32
512MB	521,773,056	1,019,088	1011	16	63
1GB	1,047,674,880	2,046,240	2030	16	63
2GB	2,098,446,336	4,098,528	4066	16	63
4GB	4,224,761,856	8,251,488	8186	16	63
8GB	8,455,200,768	16,514,064	16,383*	16	63

^{* =} All IDE drives 8GB and larger use 16383 cylinders, 16 heads, and 63 sectors/track due to interface restrictions.

ENVIRONMENTAL SPECIFICATIONS

Table 5: Environmental Specifications

0°C to 70°C (Commercial)
-40°C to 85°C (Industrial)
8% to 95% non-condensing
16.3gRMS, MIL-STD-810F, Method 514.5, Procedure I, Category 24
1000G, Half-sine, 0.5ms Duration
50g Pk, MIL-STD-810F, Method 516.5, Procedure I
80,000ft, MIL-STD-810F, Method 500.4, Procedure II

SILICONSYSTEMS PROPRIETARY

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.
All unauthorized use and/or reproduction is prohibited.

ELECTRICAL SPECIFICATION

PIN ASSIGNMENTS

The following table describes the SiliconDrive Secure CF 50-pin IDE connector signals.

Table 6: Pin Assignments

Pin	PC Card Memory Mode	PC Card I/O Mode	IDE-ATA Mode
1	GND	GND	GND
2	D3	D3	D3
3	D4	D4	D4
4	D5	D5	D5
5	D6	D6	D6
6	D7	D7	D7
7	CE1#	CE1#	CE1#
8	A10	A10	A10
9	OE#	OE#	OE#
10	A9	A9	A9 ²
11	A8	A8	A8 ²
12	A7	A7	A7 ²
13	VCC	VCC	VCC
14	A6	A6	A6 ²
15	A5	A5	A5 ²
16	A4	A4	A4 ²
17	A3	A3	A3 ²
18	A2	A2	A2
19	A1	A1	A1
20	A0	A0	A0
21	D0	D0	D0
22	D1	D1	D1
23	D2	D2	D2
24	WP	-IOIS16	-IOIS16
25	CD2#	CD2#	CD2#

Pin	PC Card Memory Mode	PC Card I/O Mode	IDE-ATA Mode
26	CD1#	CD1#	CD1#
27	D11 ¹	D11 ¹	D11 ¹
28	D12 ¹	D12 ¹	D12 ¹
29	D13 ¹	D13 ¹	D13 ¹
30	D14 ¹	D14 ¹	D14 ¹
31	D15 ¹	D15 ¹	D15 ¹
32	CE2#	CE2#	CE2#
33	VS1#	VS1#	VS1#
34	IORD#	IORD#	IORD#
35	IOWR#	IOWR#	IOWR#
36	WE#	WE#	WE#
37	RDY/BSY	IREQ	RDY/BSY
38	VCC	VCC	VCC
39	CSEL#	CSEL#	CSEL#
40	VS2#	VS2#	VS2#
41	RESET#	RESET#	RESET#
42	WAIT#	WAIT#	WAIT#
43	INPACK#	INPACK#	DMARQ
44	REG#	REG#	DMACK#
45	BVD2	SPKR#	DASP#
46	BVD1	STSCHG#	PDIAG#
47	D8 ¹	D8 ¹	D8 ¹
48	D9 ¹	D9 ¹	D9 ¹
49	D10 ¹	D10 ¹	D10 ¹
50	GND	GND	GND

Notes:

- 1 = These signals are required only for 16-bit access, and not required when installed in 8-bit systems.
- 2 = Should be grounded by the host.

SILICONSYSTEMS PROPRIETARY

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.

All unauthorized use and/or reproduction is prohibited.

PAGE 4 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

SIGNAL DESCRIPTIONS

Table 7: Signal Descriptions

Signal Name	Pin	Туре	Description
A10-A0	8, 10, 11, 12, 14, 15, 16, 17, 18,	I	These address lines along with the - REG signal are used to select the following:
	19, 20		 The I/O port address registers within the SiliconDrive Secure CF The memory-mapped port address registers within the SiliconDrive Secure CF A byte in the card's information structure and its configuration control and status registers
A10-A0 (PC Card I/O mode)			This signal is the same as the PC Card Memory Mode signal.
A2-A0 (True IDE mode)	18, 19, 20	I	In true IDE mode, only A[2:0] are used to select the one of eight registers in the Task File. The remaining address lines should be grounded by the host.
BVD1 (PC Card memory mode)	46	I/O	This signal is asserted high, because BVD1 is not supported.
-STSCHG (PC Card I/O mode)			This signal is asserted low to alert the host to changes in the RDY/-BSY and Write Protect states while the I/O interface is configured. This signal's use is controlled by the Card Configuration and Status register.
-PDIAG (True IDE mode)			In the true IDE mode, this input/ output is the Pass Diagnostic signal in the Master/Slave handshake protocol.

SILICONSYSTEMS PROPRIETARY

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.
All unauthorized use and/or reproduction is prohibited.

Table 7: Signal Descriptions (Continued)

Signal Name	Pin	Туре	Description
BVD2 (PC Card memory mode)	45	I/O	This signal is asserted high, as BVD2 is not supported.
-SPKR (PC Card I/O mode)			This line is the Binary Audio output from the card. If the Card does not support the Binary Audio function, this line should be held negated.
-DASP (True IDE mode)			In the true IDE mode, this input/output is the Disk Active/Slave Present signal in the Master/Slave handshake protocol.
-CD1, -CD2 (PC Card memory mode)	26, 25	0	These Card Detect pins are connected to ground on the SiliconDrive Secure CF, and are used by the host to determine that the SiliconDrive Secure CF is fully inserted into its socket.
-CD1, -CD2 (PC Card I/O Mode)			This signal is the same for all modes.
-CD1, -CD2 (True IDE mode)			This signal is the same for all modes.

PAGE 6 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

Table 7: Signal Descriptions (Continued)

Signal Name	Pin	Туре	Description
-CE1, -CE2 (PC Card memory mode) Card Enable	7, 32	I	These input signals are used both to select the card and to indicate to the card whether a byte or a word operation is being performed.
			 -CE2 always accesses the odd byte of the word. -CE1 accesses the even byte or the odd byte of the word depending on A0 and -CE2.
			A multiplexing scheme based on A0, -CE1, and -CE2 allows 8-bit hosts to access all data on D0-D7. See "Attribute Memory Read Operations" on page 23, "Attribute Memory Write Operations" on page 24, "Common Memory Read Operations" on page 41, and "Common Memory Write Operations" on page 41.
-CE1, -CE2 (PC Card I/O mode) Card Enable			This signal is the same as the PC Card Memory Mode signal. See "I/O Space Read Operations" on page 42 and "I/O Space Write Operations" on page 42.
-CS0, -CS1 (True IDE mode)			In the true IDE mode, -CS0 is the chip select for the task file registers while -CS1 is used to select the Alternate Status register and the Device Control register.

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.
All unauthorized use and/or reproduction is prohibited.

Table 7: Signal Descriptions (Continued)

Signal Name	Pin	Туре	Description
-CSEL (PC Card memory mode)	39	I	This signal is not used for this mode.
-CSEL (PC Card I/O mode)			This signal is not used for this mode.
-CSEL (True IDE mode)			This internally pulled-up signal is used to configure this device as a master or slave when configured in the true IDE mode. When this pin is:
			 Grounded, this device is configured as a master. Open, this device is configured as a slave.
-INPACK (PC Card memory mode)	43	0	This signal is not used in this mode.
-INPACK (PC Card I/O mode) Input Acknowledge			This signal is asserted by the SiliconDrive Secure CF when the card is selected and responding to an I/O read cycle at the address that is on the address bus. This signal is used by the host to control the enabling of any input data buffers between the SiliconDrive Secure CF and the CPU.

PAGE 8 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

Table 7: Signal Descriptions (Continued)

Signal Name	Pin	Type	Description
DMARQ (True IDE mode)	43	0	In true IDE mode, this signal is used for DMA transfers between the host and device. DMARQ is asserted by the device when the device is ready to transfer data to/from the host. The direction of data transfer is controlled by -IORD and -IOWR. This signal is used in a handshake manner with -DMACK (i.e., the device waits until the host asserts -DMACK before negating DMARQ, and reasserts DMARQ if there is more data to transfer). The DMARQ/-DMACK handshake is used to provide flow control during the transfer.
D15-D00 (PC Card memory mode)	31, 30, 29, 28, 27, 49, 48, 47, 6, 5, 4, 3, 2, 23, 22, 21	I/O	 These lines carry the data, commands, and status information between the host and the controller. D00 is the LSB of the word's even byte. D08 is the LSB of the word's odd byte.
D15-D00 (PC Card I/O mode)			This signal is the same as the PC Card Memory Mode signal.
D15-D00 (True IDE mode)			In true IDE mode, all Task File operations occur in byte mode on the low-order bus D00-D07, while all data transfers are 16 bits using D00-D15.
GND (PC Card memory mode)	1, 50	-	Ground.
GND (PC Card I/O mode)			This signal is the same for all modes.
GND (True IDE mode)			This signal is the same for all modes.
(TIGO IDE MOGO)			

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.
All unauthorized use and/or reproduction is prohibited.

Table 7: Signal Descriptions (Continued)

Signal Name	Pin	Туре	Description
-IORD (PC Card memory mode)	34	I	This signal is not used in this mode.
-IORD (PC Card I/O mode)			This is an I/O read strobe generated by the host. This signal gates I/O data onto the bus from the SiliconDrive Secure CF when the card is configured to use the I/O interface.
-IORD (True IDE mode)			In true IDE mode, this signal has the same function as the PC Card I/O mode.
-IOWR (PC Card memory mode)	35	I	This signal is not used in this mode.
-IOWR (PC Card I/O mode)			The I/O write strobe pulse is used to clock I/O data on the Card data bus into the SiliconDrive Secure CF controller registers when the SiliconDrive Secure CF is configured to use the I/O interface.
			The clocking occurs on the negative-to-positive edge of the signal (the trailing edge).
-IOWR (True IDE mode)			In true IDE mode, this signal has the same function as the PC Card I/O mode.
-OE (PC Card memory mode)	9	I	This is an output enable strobe generated by the host interface, which is used to read:
			 Data from the SiliconDrive Secure CF in memory mode. The CIS and configuration registers.
-OE (PC Card I/O mode)			In PC Card I/O mode, this signal is used to read the CIS and configuration registers.

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.

All unauthorized use and/or reproduction is prohibited.

Table 7: Signal Descriptions (Continued)

Signal Name	Pin	Туре	Description
-ATA SEL (True IDE mode)			To enable true IDE mode, this input should be grounded by the host.
-RDY/-BSY	37	Ο	In memory mode, this signal is:
(PC Card memory mode)			 Set high when the SiliconDrive Secure CF is ready to accept a new data transfer operation. Held low when the card is busy.
			The host memory card socket must provide a pull-up resistor. At power-up and reset, the RDY/-BSY signal is held low (busy) until the SiliconDrive Secure CF has completed its power-up or reset function. No access of any type should be made to the SiliconDrive Secure CF during this time. The RDY/-BSY signal is held high (disabled from being busy) whenever the SiliconDrive Secure CF has been powered up with +RESET continuously disconnected or asserted.
-IREQ (PC Card I/O mode) Input Acknowledge			I/O Operation. After the SiliconDrive Secure CF has been configured for I/O operation, this signal is used as -Interrupt Request. This line is strobed low to generate a pulse mode interrupt or held low for a level mode interrupt.
-IREQ (True IDE mode)			In true IDE mode, this signal is the active high Interrupt Request to the host.

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.
All unauthorized use and/or reproduction is prohibited.

Table 7: Signal Descriptions (Continued)

Signal Name	Pin	Туре	Description
-REG (PC Card memory mode) Attribute Memory Select	44	I	This signal is used during memory cycles to distinguish between common memory and register (attribute) memory accesses. This signal is set:
			High for common memory.Low for attribute memory.
-REG (PC Card I/O mode)			The signal must also be active (low) during I/O cycles when the I/O address is on the bus.
-DMACK (True IDE mode)			In true IDE mode, this signal is used by the host in response to DMARQ to initiate DMA transfers. The DMARQ/-DMACK handshake is used to provide flow control during the transfer. When -DMACK is asserted, -CS0 and -CS1 are not asserted and transfers are 16-bits wide.
-RESET (PC Card memory mode)	41	I	When the pin is high, this signal resets the SiliconDrive Secure CF. The SiliconDrive Secure CF is reset only at power-up if this pin is left high or open from power-up. The SiliconDrive Secure CF is also reset when the Soft Reset bit in the Card Configuration Option register is set.
-RESET (PC Card I/O mode)			This signal is the same as the PC Card Memory Mode signal.
-RESET (True IDE mode)			In the true IDE mode, this input pin is the active low hardware reset from the host.

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.

All unauthorized use and/or reproduction is prohibited.

Table 7: Signal Descriptions (Continued)

Signal Name	Pin	Type	Description
VCC (PC Card memory mode)	13, 38	-	+5V, +3.3V power.
VCC (PC Card I/O mode)			This signal is the same for all modes.
VCC (True IDE mode)			This signal is the same for all modes.
-VS1, -VS2	33, 40	0	Voltage Sense Signals.
			 -VS1 is grounded so that the SiliconDrive Secure CF CIS can be read at 3.3V. -VS2 is reserved by PC Card for a secondary voltage.
-VS1, -VS2 (PC Card I/O mode)			This signal is the same for all modes.
-VS1, -VS2 (True IDE mode)			This signal is the same for all modes.
-WAIT (PC Card memory mode)	42	0	The -WAIT signal is driven low by the SiliconDrive Secure CF to signal the host to delay completion of a memory or I/O cycle that is in progress.
-WAIT (PC Card I/O mode)			This signal is the same as the PC Card Memory Mode signal.
-IORDY (True IDE mode)			In true IDE mode, this output signal may be used as IORDY.

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.
All unauthorized use and/or reproduction is prohibited.

Table 7: Signal Descriptions (Continued)

Signal Name	Pin	Туре	Description
-WE (PC Card memory mode)	36	I	This is a signal driven by the host and used for strobing memory write data to the registers of the SiliconDrive Secure CF when the card is configured in the memory interface mode. This signal is also used for writing the configuration registers.
-WE (PC Card I/O mode)			In PC Card I/O mode, this signal is used for writing the configuration registers.
-WE (True IDE mode)			In true IDE mode, this input signal is not used and should be connected to VCC by the host.
WP (PC Card memory mode)	24	0	Write Protect Memory Mode. The SiliconDrive Secure CF does not have a write protect switch. This signal is held low after the completion of the reset initialization sequence.
-IOIS16 (PC Card I/O mode)			I/O Operation. When the SiliconDrive Secure CF is configured for I/O operation, pin 24 is used for the -I/O Selected, which is a 16-bit port (-IOIS16) function. A low signal indicates that a 16-bit or odd byte only operation can be performed at the addressed port.
-IOIS16 (True IDE mode)			In true IDE mode, this output signal is asserted low when this device is expecting a word data transfer cycle.

ABSOLUTE MAXIMUM RATINGS

 $Vcc = 3.3 \pm 10\%$

Table 8: Absolute Maximum Rating — $Vcc = 3.3 \pm 10\%$

Symbol	Parameter	Minimum	Maximum	Units
Ts	Storage Temperature	-55	125	°C
T_A	Operating Temperature	-40	85	°C
Vcc	Vcc with Respect to GND	-0.3	6.7	V
Vin	Input Voltage	-0.5	3.8	V
Vout	Output Voltage	-0.3	3.6	V

 $Vcc = 5.0 \pm 10\%$

Table 9: Absolute Maximum Rating — $Vcc = 5.0 \pm 10\%$

Symbol	Parameter	Minimum	Maximum	Units
Ts	Storage Temperature	-55	125	°C
T _A	Operating Temperature	-40	85	°C
Vcc	Vcc with Respect to GND	-0.3	6.7	V
Vin	Input Voltage	-0.5	6.0	V
Vout	Output Voltage	-0.3	5.8	V

CAPACITANCE

Table 10: Capacitance

Symbol	Parameter	Maximum	Units
Cin	Input Capacitance	35	pF
Cout	Output Capacitance	35	pF
CI/O	Bidirectional Capacitance	35	pF

SILICONSYSTEMS PROPRIETARY

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.
All unauthorized use and/or reproduction is prohibited.

DC CHARACTERISTICS

Table 11: DC Characteristics

Symbol	Parameter	3.3 V ±10%		5V ±10%		Units
Syllibol	i arameter	Minimum	Maximum	Minimum	Maximum	Omis
Vcc	Power Supply Voltage	3.0	3.6	4.5	5.5	V
I _{LI}	Input Leakage *(1) Current	-	5	-	5	μA
I _{LO}	Output Leakage *(1) Current	-	5	-	5	μA
V _{CCR}	Vcc Read Current	-	50	-	80	mA
V _{CCW}	Vcc Write Current	-	50	-	80	mA
V _{CCS}	Vcc Standby Current	-	.3	-	.5	mA
V _{IL}	Input Low Voltage	-0.3	.3 x Vcc	-0.3	.3 x Vcc	V
V _{IH}	Input High Voltage	2.5	Vcc + .3	2.5	Vcc + .3	V
V _{OL}	Output Low Voltage	-	.4	-	.4	V
V _{OH}	Output High Voltage	2.4	-	2.4	-	V

SILICONSYSTEMS PROPRIETARY

AC CHARACTERISTICS

Attribute and Common Memory Read Timing




Figure 2: Attribute and Common Memory Read Timing Diagram

Table 12: Attribute and Common Memory Read Timing

Symbol	Parameter	Minimum	Maximum	Units
t _{RC}	Read Cycle Time	100	-	ns
t _A (A)	Address Access Time	-	100	ns
t _A (CE)	Card Enable Access Time	-	100	ns
t _A (OE)	Output Enable Access Time	-	50	ns
t _{DIS} (OE)	Output Disable Time from OE	-	50	ns
t _{EN} (OE)	Output Enable Time from OE	5	-	ns
t _{AXQX}	Data Valid from Address Change	0	-	ns
t _{AVWL}	Address Setup Time	10	-	ns
t _{AXQX}	Address Hold Time	15	-	ns
t _{ELWL}	Card Enable Setup Time before OE	0	-	ns
t _{GHEH}	Card Enable Hold Time following OE	15	-	ns

SILICONSYSTEMS PROPRIETARY

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.
All unauthorized use and/or reproduction is prohibited.

Attribute and Common Memory Write Timing

Figure 3: Attribute and Common Memory Write Timing Diagram

Table 13: Attribute and Common Memory Write Timing

Symbol	Parameter	Minimum	Maximum	Units
t _{WR}	Write Cycle Time	100	-	ns
t _{WLWH}	Write Pulse Width	60	-	ns
t _{AVWL}	Address Setup Time	10	-	ns
t _{AVWH}	Address Setup Time for WE	70	-	ns
t _{ELWH}	Card Enable Setup Time for WE	70	-	ns
t _{WHDX}	Data Hold Time	10	-	ns
t _{WHAX}	Write Recover Time	15	-	ns
t _{WLQZ}	Output Disable Time from WE	-	75	ns
t _{OLWH}	Output Disable Time from OE	-	100	ns
t _{WHOX}	Output Enable Time from WE	5	-	ns
t _{OHDX}	Output Enable Time from OE	5	-	ns
t _{WLOL}	Output Enable Setup for WE	10	-	ns
t _{WHOL}	Output Enable Hold from WE	10	-	ns
t _{ELWL}	Card Enable Setup Time before WE	0	-	ns
t _{GHEH}	Card Enable Hold Time from WE	15	-	ns
t_{DVWH}	Data Setup Time	40	-	ns

SILICONSYSTEMS PROPRIETARY

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.

All unauthorized use and/or reproduction is prohibited.

PAGE 18 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

REG truca truc

I/O Access Read Timing

Figure 4: I/O Access Read Timing Diagram

Table 14: I/O Access Read Timing

Symbol	Parameter	Minimum	Maximum	Units
t _{DVRL}	Data Delay after IORD	-	50	ns
t _{IGHQX}	Data Hold following IORD	5	-	ns
t _{IGLIGH}	IORD Pulse Width	65	-	ns
t _{AVIGL}	Address Setup before IORD	25	-	ns
t _{GHAX}	Address Hold following IORD	10	-	ns
t _{CLIGL}	CE Setup before IORD	5	-	ns
t _{CHIGH}	CE Hold following IORD	10	-	ns
t _{RLIGL}	REG Setup before IORD	5	-	ns
t _{RHIGH}	REG Hold following IORD	0	-	ns
t _{IGLINL}	INPACK Delay falling from IORD	-	(1)	ns
t _{IGHINH}	INPACK Delay Rising from IORD	-	(1)	ns
t _{AVISL}	IOIS16 Delay Falling from Address	-	(1)	ns
t _{AXISH}	IOIS16 Delay Rising from Address	-	(1)	ns

Note: (1) IOIS16 and INPACK are not supported.

SILICONSYSTEMS PROPRIETARY

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.
All unauthorized use and/or reproduction is prohibited.

REG touck touc

I/O Access Write Timing

Figure 5: I/O Access Write Timing Diagram

Table 15: I/O Access Write Timing

Symbol	Parameter	Minimum	Maximum	Units
t _{IGHDX}	Data Hold following IOWR	5	-	ns
t _{IGHQX}	Data Setup before IOWR	20	-	ns
t _{IGLIGH}	IOWR Pulse Width	65	-	ns
t _{AVIGL}	Address Setup before IOWR	25	-	ns
t _{AXIGH}	Address Hold following IOWR	10	-	ns
t _{CLIGL}	CE Setup before IOWR	5	-	ns
t _{CHIGH}	CE Hold following IOWR	10	-	ns
t _{RLIGL}	REG Setup before IOWR	5	-	ns
t _{RHIGH}	REG Hold following IOWR	0	-	ns
t _{AVISL}	IOIS16 Delay Falling from Address	-	(1)	ns
t _{AXISH}	IOIS16 Delay Rising from Address	-	(1)	ns


Note: (1) IOIS16 and INPACK are not supported.

SILICONSYSTEMS PROPRIETARY

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.

All unauthorized use and/or reproduction is prohibited.

PAGE 20 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R



True IDE Read/Write Access Timing

Figure 6: True IDE Read/Write Access Timing Diagram

Table 16: True IDE Read/Write Access Timing

Symbol	Parameter	Minimum	Maximum	Units
t _{ICL}	Cycle Time	100	-	ns
t _{AVRWL}	Address Valid to DIOR, DIOW Setup Time	15	-	ns
t _{RWPW}	DIOR, DIOW Pulse Width	65	-	ns
t_{DVWL}	DIOW Data Setup Time	20	-	ns
t _{DXWH}	DIOW Data Hold Time	5	-	ns
t _{DVRL}	DIOR Data Setup Time	15	-	ns
t _{DXRH}	DIOR Data Hold Time	5	-	ns
t _{AV16L}	Address Valid to IOCS16 Assertion	-	(1)	ns
t _{AX16H}	Address Valid to IOCS16 Negation	-	(1)	ns
t _{AXRWH}	DIOW,DIOR to Address Valid Hold Time	10	-	ns
t _{IOST}	IORDY Setup Time	-	(1)	ns
t _{IOPW}	IORDY Pulse Width	-	(1)	ns

Note: (1) IOIS16 and INPACK are not supported.

SILICONSYSTEMS PROPRIETARY

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.
All unauthorized use and/or reproduction is prohibited.

True IDE Multiword DMA Read/Write Access Timing

This function does not apply to SiliconDrive Secures that have DMA disabled.




Figure 7: True IDE Multiword DMA Read/Write Access Timing

Table 17: True IDE Multiword DMA Read/Write Access Timing

Symbol	Parameter	Minimum	Maximum	Units
t _{RWC}	Cycle Time (mode 2)	100	-	ns
t _{RWPW}	DIOR/DIOW Pulse Width	65	-	ns
t _{RDA}	DIOR Data Access	-	50	ns
t _{RWSU}	DIOR/DIOW Data Setup Time	15	-	ns
t _{WH}	DIOW Data Hold Time	5	-	ns
t _{RH}	DIOR Data Hold Time	5	-	ns
t _{DMRW}	DMACK to DIOR/DIOW Setup Time	0	-	ns
t _{RWDH}	DIOR/DIOW to DMACK Hold Time	5	-	ns
t _{RWN}	DIOR/DIOW negated Pulse Width	25	-	ns
t _{RWD}	DIOR/DIOW to DMARQ Delay	-	25	ns
t _{CSRW}	CS(1:0) valid to DIOR/DIOW	10	-	ns
t _{CSH}	CS(1:0) Hold Time	10	-	ns

SILICONSYSTEMS PROPRIETARY

PAGE 22 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

ATTRIBUTE MEMORY DESCRIPTION AND OPERATION

The attribute memory plane can be read or written to by asserting the REG# signal, qualified by the appropriate combination of CE1#, OE#, and WE#. An attribute memory map describing the type and location of the information maintained in the attribute memory plane is provided in "Attribute Memory Map" on page 25.

With respect to SiliconDrive Secure CF, attribute memory consists of two sections:

- Card Information Structure (CIS), which contains a description of the Card's capabilities and specifications.
- Function Configuration Registers (FCRs), which consists of four registers, that can be read or written to by a host to configure the Card for specific purposes.

ATTRIBUTE MEMORY READ OPERATIONS

Attribute memory read operations are enabled by asserting REG#, OE#, and CE1# low. Odd byte read operations from the attribute memory plane are not valid.

Function REG# CE1# CE2# A0 OE# WE# D[15:8] D[7:0] Mode Χ Standby Н Н Χ Χ High-Z High-Z **Byte Access** L Н L L Н High-Z L Even L Н L Η L Н High-Z Not Valid Word Access L L Χ L Н Not Valid Even L Odd Byte Χ L L Н Н Н Not Valid High-Z Only Access

Table 18: Attribute Memory Read Operations

SILICONSYSTEMS PROPRIETARY

DOCUMENT: SSDS04-3150C-R May 22, 2007 Page 23

ATTRIBUTE MEMORY WRITE OPERATIONS

Attribute memory write operations are enabled by asserting REG#, WE#, and CE1# low. Odd byte write operations from the attribute memory plane are not valid.

Table 19: Attribute Memory Write Operations

Function Mode	REG#	CE1#	CE2#	Α0	OE#	WE#	D[15:8]	D[7:0]
Standby	L	Н	Н	Χ	Χ	Χ	High-Z	High-Z
Byte Access	L	L	Н	L	Н	L	High-Z	Even
	L	Н	L	Н	Н	L	High-Z	Not Valid
Word Access	L	L	L	Χ	Н	L	Not Valid	Even
Odd Byte Only Access	L	L	Н	X	Н	Н	Not Valid	High-Z

PAGE 24 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

ATTRIBUTE MEMORY MAP

As stated earlier, the Attribute Memory plane is comprised of two components, the CIS and the FCRs. The following tables detail the type, location, and read/write requirements for each of the four FCRs maintained in the attribute memory plane.

Table 20: Attribute Memory Map

Register	Operation	Addr	CE1#	REG#	WE#	OE#
Card Information Structure	Read	Χ	0	0	1	0
	Write	Χ	0	0	0	1
Configuration Option	Read	200h	0	0	1	0
	Write	200h	0	0	0	1
Card Configuration and Status	Read	202h	0	0	1	0
	Write	202h	0	0	0	1
Pin Replacement	Read	204h	0	0	1	0
	Write	204h	0	0	0	1
Socket and Copy	Read	206h	0	0	1	0
	Write	206h	0	0	0	1

CARD INFORMATION STRUCTURE

The CIS is data that describes the SiliconDrive Secure CF, and is described by the CFA standard. This information can be used by the host system to determine a number of things about the Card that has been inserted. For information regarding the exact nature of this data and how to design the host software to interpret it, refer to the *PC Card Standard Metaformat Specification*.

Table 21: Card Information Structure

Attribute Offset	Data	7	6	5	4	3	2	1	0	Description of Contents	CIS Function		
00h	01h			CIS	ΓPL_	DEV	ICE			Device information tuple	Tuple code		
02h	03h					-				Link length is 3 bytes	Link to next tuple		
04h	D9h		Co	e Typ ode = I/O	е	W 1	_	evice Speed 1	-	I/O deviceNo WPSpeed = 100ns	Device IDWPSDevice speed		
06h	01h			1X				2K		2KB of address space	Device size		
08h	FFh			List	End	d Mar	ker			End of device	END marker		
0Ah	1Ch		С	ISTP	L_D	EVIC	E_O	С		Other conditions device in tuple code	Tuple code		
0Ch	04h			7	ΓPL_	LINK	(Link length is 4 bytes	Link to next tuple		
0Eh	02h		Е	XTR		ved /AIT	VCC			3V, wait is Not Used	Other conditions information field		
10h	D9h	D	evic	е Тур	е	W P S		evice Speed		 Device type = DH: I/O Device WPS = 1: No WP Device speed = 1: 250ns 	-		
12h	01h		1	Х			2K ı	units		2KB of address space	Device size		
14h	FFh			List	End	Mar	ker			End of device	End marker		
16h	18h			CIST	PL_	JEDE	C_C	;		JEDEC ID common memory	Tuple code		
18h	02h			7	ΓPL_	LINK	(Link length is 2 bytes	Link to next tuple		
1Ah	DFh	PC	СМС	IA Ma	anuf	actur	er's .	JEDE	С	Manufacturer's ID code -	- JEDEC ID		
1Ch	01h	Р	СМ	CIA J	EDE	C De	evice	Cod	е	Second byte of JEDEC ID	-		
1Eh	20h			CIST	ΓPL_	MAN	IFID			Manufacturer's ID code	Tuple code		
20h	04h			7	ΓPL_	LINK	(-	-		
22h	00h	Low	Byte	of P		CIA M ode	anuf	actur	er's	JEDEC manufacturer's ID	Low byte of manufacturer's code		
24h	00h			ligh E ⁄lanut	-					Code of 0, because the other byte is the JEDEC 1 byte manufacturer's ID	High byte of the manufacturer's code		
26h	00h		Low	/ Byte	e of I	Produ	uct C	ode		Manufacturer's code for SiliconDrive Secure CF	Low byte of the product code		
28h	00h		Higl	n Byte	e of	Prod	uct C	ode		Manufacturer's code for SiliconDrive Secure CF	High byte of the product code		
2Ah	21h			CIST	ΓPL_	FUN	ICID			Function ID tuple	Tuple code		
2Ch	02h			7	ΓPL_	LINK	(Link length is 2 bytes	Link to next tuple		

SILICONSYSTEMS PROPRIETARY

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.

All unauthorized use and/or reproduction is prohibited.

PAGE 26 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

Table 21: Card Information Structure (Continued)

Attribute Offset	Data	7	6	5	4	3	2	1	0	Description of Contents	CIS Function
2Eh	04h		TPL	FID_	FUN	СТІС	ON =	04H		Disk function, which may be silicon or removable	PC Card function code
30h	01h		Rese	ervec	i	R		Р		R = 0: No BIOS ROMP = 1: Configure card at power-on	System initialization byte
32h	22h			CIS	TPL	_FU1	NCE			Function extension tuple	Tuple code
34h	02h			•	TPL_	LIN	(Link length is 2 bytes	Link to next tuple
36h	01h	Disk	(Fur	nctior	n Ext	ensio	on Tu	ıple T	Гуре	Disk interface type	Extension tuple type for disk
38h	01h		Disk Interface Type							PC Card interface type	Interface type
3Ah	22h		CISTPL_FUNCE							Function extension tuple	Tuple code
3Ch	03h		TPL_LINK							Link length is 3 bytes	Link to next tuple
3Eh	02h	Disk	k Fur	nction	n Ext	ensio	on Tu	ıple T	Гуре	Basic PCMCIA-ATA extension tuple	Extension tuple type for disk
40h	04h	Re	Reserved D U S V							No Vpp, silicon, single drive	Basic ATA option
										 V = 0: No Vpp required S = 0: Silicon U = 1: Unique serial number D = 0: Single drive on Card 	parameters byte 1
42h	07h	R	I	E	N	P3	P2	P1	P0	 P0: Sleep mode supported P1: Standby mode supported P2: Idle mode supported P3: Drive auto power control N: Some configuration excludes 3X7 E: Index bit is emulated I: Twin IOIS16# data register only R: Reserved 	Basic ATA option parameters byte 2
44h	1Ah			CIS	TPL_	CON	NFIG			Configuration tuple	Tuple code
46h	05h			•	TPL_	LIN	(Link length is 5 bytes	Link to next tuple
48h	01h	RA	AS	RI	MS	R/	AS		-	 RFS: Reserved RMS: TPCC RMSK size -1 = 0 RAS: TPCC_RADR size -1 = 1 1-byte register mask 2-byte configuration base address 	Size of fields byte TPCC_SZ
4Ah	07h	TPCC_LAST								Entry with configuration index of 7 is final entry in table	Last entry of configuration registers
4Ch	00h	TPCC_RADR (LSB)								Configuration registers are located at 200H in REG space	Location of configuration registers
4Eh	02h	TPCC_RADR (MSB)								-	-
50h	0Fh	Reserved S P C I -						I	-	 I: Configuration index C: Configuration and status P: Pin replacement S: Socket and copy 	Configuration registers present mask TPCC_RMSK
52h	1Bh		CIS	STPL	_TAI	BLE_	ENT	RY	•	Configuration table entry tuple	Tuple code
54h	0Bh			-	TPL_	LIN	<			Link length is 11 bytes	Link to next tuple

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.
All unauthorized use and/or reproduction is prohibited.

Table 21: Card Information Structure (Continued)

Attribute Offset	Data	7	6	5	4	3	2	1	0	Description of Contents	CIS Function
56h	C0h	ı	D		Conf	igura	ition	inde	ζ	Memory-mapped I/O configuration I = 1: Interface byte follows D = 1: Default entry Configuration index = 0	Configuration table index byte TPCE_INDX
58h	C0h	W	R	Р	В	Int	terfac	се Ту	ре	 W = 0: Wait not used R = 1: Ready active P = 0: WP used B = 0: BVD1 and BVD2 not used IF type = 0: Memory interface 	Interface description field TPCE_IF
5Ah	A1h	M	MS	IR	Ю	-	Γ	F	D.	 M = 1: Miscellaneous information present MS = 01: Memory space information single 2-byte length IR = 0: No interrupt information present IO = 0: No I/O port information present T = 0: No timing information present P = 1: VCC only information 	Feature selection byte TPCE_FS
5Ch	27h	R	DI	PI	Al	SI	HV	LV	NV	Nominal voltage only follows R: Reserved DI: Powerdown current information PI: Peak current information AI: Average current information SI: Static current information HV: Maximum voltage information LV: Minimum voltage information NV: Nominal voltage information	Power parameters for VCC
5Eh	55h	Х		Man	tissa		E	cpone	ent	Nominal voltage = 5V	VCC nominal value
60h	4Dh	Х	М	antis	sa		Ехро	onent	t	VCC nominal 4.5V	VCC minimum value
62h	5Dh	Х	М	antis	sa		Expo	onent	t	VCC nominal 5.5V	VCC maximum value
64h	75h	Х	М	antis	sa		Expo	onent	t	Maximum average current over 10ms is 80mA	Maximum average current
66h	08h	Le	ength	in 2	56 by	tes p	oage	s (LS	6B)	Length of memory space is 2KB	Memory space description structures (TPCE_MS)
68h	00h	Le	ngth	in 25	56 by	tes p	ages	s (MS	SB)	Length of memory space is 2KB	Memory space description structures (TPCE_MS)
6Ah	21h	X	R	Р	R	О.	Α	ίΤ	-	 X = 0: No more miscellaneous fields R: Reserved P = 1: Powerdown supported RO = 0: Not read only mode A = 0: Audio not supported T = 0: Single drive 	Miscellaneous features field TPCE_MI
6Ch	1Bh		CIS	STPL	_TAI	BLE_	ENT	RY		Configuration table entry tuple	Tuple code

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.

All unauthorized use and/or reproduction is prohibited.

PAGE 28 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

Table 21: Card Information Structure (Continued)

Attribute Offset	Data	7	6	5	4	3	2	1	0	Description of Contents	CIS Function
6Eh	06h			-	TPL_	LIN	<			Link length is 6 bytes	Link to next tuple
70h	00h	I	D	IR	IQ	Т	Р		-	Memory-mapped I/O configuration I = 0: No interface byte D = 0: No default entry Configuration index = 0	Configuration table index byte TPCE_INDX
72h	01h	M	MS	IR	Ю	T	P		-	 M = 0: No miscellaneous information MS = 00: No memory space information IR = 0: No interrupt information present IO = 0: No I/O port information present T = 0: No timing information present P = 1: VCC only information 	Feature selection byte TPCE_FS
74h	21h	R	DI	PI	Al	SI	HV	//LV/	NV	Nominal voltage only follows R: Reserved DI: Powerdown current information PI: Peak current information AI: Average current information SI: Static current information HV: Maximum voltage information LV: Minimum voltage information NV: Nominal voltage information	Power parameters for VCC
76h	B5h	Х	M	antis	sa		Expo	onent	t	Nominal voltage = 3.0 V	VCC nominal value
78h	1Eh				Exte	nsior	1			+0.3 V	Extension byte
7Ah	4Dh	X	Ma	antis	sa		Expo	onent	t	Maximum average current over 10ms is 45 mA	Maximum average current
7Ch	1Bh		CIS	STPL	_TAI	BLE_	ENT	RY		Configuration table entry tuple	Tuple code
7Eh	0Dh			-	TPL_	LIN	<			Link length is 10 bytes	Link to next tuple
80h	C1h	I	D	Con	figur	ation	II	NDE:	X	Contiguous I/O mapped ATA registers configuration I = 1: Interface byte follows D = 1: Default entry Configuration index = 1	Configuration table index byte TPCE_INDX
82h	41h	W	R	P	В	In	terfac	се Туре		 W = 0: Wait not used R = 1: Ready active P = 0: WP not used B = 0: BVS1 and BVD2 not used IF type = 1: I/O interface 	Interface description field TPCE_IF
84h	99h	M	MS	IR	Ю	Т	Р		-	 M = 1: Miscellaneous information present MS = 00: No memory space information IR = 1: Interrupt information present IO = 1: I/O port information present T = 0: No timing information present P = 1: VCC only information 	Feature selection byte TPCE_FS

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.
All unauthorized use and/or reproduction is prohibited.

Table 21: Card Information Structure (Continued)

Attribute Offset	Data	7	6	5	4	3	2	1	0	Description of Contents	CIS Function
86h	27h	R	DI	PI	Al	SI	HV	LV	NV	Nominal voltage only follows R: Reserved DI: Powerdown current information PI: Peak current information AI: Average current information SI: Static current information HV: Maximum voltage information LV: Minimum voltage information NV: Nominal voltage information	Power parameters for VCC
88h	55h	Χ	M	antis	sa		Expo	nent	t	Nominal voltage = 5V	VCC nominal value
8Ah	4Dh	Х	M	antis	sa		Expo	onent	t	VCC nominal 4.5V	VCC minimum value
8Ch	5Dh	Х	M	antis	sa		Expo	nent	t	VCC nominal 5.5V	VCC maximum value
8Eh	75h	Χ	M	antis	sa		Expo	nent	t	Maximum average current over 10ms is 80mA	Maximum average current
90h	64h	R	S	E	I	0	Ad	ddrLi	ne	 S = 1: 16-bit hosts supported E = 1: 8-bit hosts supported IO AddrLine: 4 lines decoded 	I/O space description field TPCE_IO
92h	F0h	S	P	L	M	V	В	I	N	 S = 1: Share logic active P = 1: Pulse mode IRQ supported L = 1: Level mode IRQ supported M = 1: Bit mask of IRQs present V = 0: No vender unique IRQ B = 0: No bus error IRQ I = 0: No IO check IRQ N = 0: No NMI 	Interrupt request description structure TPCE_IR
94h	FFh	IR Q 7	IR Q 6	IR Q 5	IR Q 4	IR Q 3	IR Q 2	IR Q 1	IR Q 0	SiliconSystems recommends the IRQ level to be routed 0 to 15	Mask extension byte 1 TPCE_IR
96h	FFh	IR Q 15	IR Q 14	IR Q 13	IR Q 12	IR Q 11	IR Q 10	IR Q 9	IR Q 8	SiliconSystems recommends routing to any normal, maskable IRQ.	Mask extension byte 2 TPCE_IR
98h	21h	X	R	Р	R	0	Α	Т	-	 X = 0: No more miscellaneous fields R: Reserved P = 1: Powerdown supported RO = 0: Not read only mode A = 0: Audio not supported T = 0: Single drive 	Miscellaneous features field TPCE_MI
9Ah	1Bh		CIS	TPL	TA	BLE	_EN	TRY	1	Configuration table entry tuple	Tuple code
9Ch	06h			-	TPL_	LIN	<			Link length is 6 bytes	Link to next tuple
9Eh	01h	ı	D		Configuration Index					Contiguous I/O mapped ATA registers configuration I = 0: No Interface byte D = 0: No Default entry Configuration index = 1	Configuration table index Byte TPCE_INDX

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.

All unauthorized use and/or reproduction is prohibited.

PAGE 30 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

Table 21: Card Information Structure (Continued)

Attribute Offset	Data	7	6	5	4	3	2	1	0	Description of Contents	CIS Function
A0h	01h	M	MS	IR	Ю	Т	P		-	 M = 0: No miscellaneous information MS = 00: No memory space information IR = 0: No interrupt information present IO = 0: No I/O port information present T = 0: No timing information present P = 1: VCC only information 	Feature selection byte TPCE_FS
A2h	21h	R	DI	PI	AI	SI	HV	LV	NV	Nominal voltage only follows R: Reserved DI: Powerdown current information PI: Peak current information AI: Average current information SI: Static current information HV: Maximum voltage information LV: Minimum voltage information NV: Nominal voltage information	Power parameters for VCC
A4h	B5h	Х		antis			Expo			Nominal voltage = 3.0V	VCC nominal value
A6h	1Eh	Х	M	antis	sa		Expo	nen	t	+0.3V	Extension byte
A8h	4Dh	X	Ma	antis	sa		Expo	nen	t	Maximum average current over 10ms is 45mA	Maximum average current
AAh	1Bh		CIS	STPL	_TAI	BLE_	ENT	RY		Configuration table entry tuple	Extension byte
ACh	12h			•	TPL_	LIN	<			Link length is 18 bytes	Link to next tuple
AEh	C2h	I	D	•	Conf	igura	ition	Inde	x	ATA primary I/O mapped configuration I = 1: Interface byte follows D = 1: default entry follows Configuration index = 2	Configuration table index byte TPCE_INDX
B0h	41h	W	R	Р	В	Int	terfac	се Ту	/pe	 W = 0: Wait not used R = 1: Ready active P = 0: WP not used B = 0: BVS1 and BVD2 not used IF type = 1: I/O interface 	Interface description field TPCE_IF
B2h	99h	M	MS	IR	Ю	Т	P		-	 M = 1: Miscellaneous information present MS = 00: No memory space information IR = 1: Interrupt information present IO = 1: I/O port information present T = 0: No timing information present P = 1: VCC only information 	Feature selection byte TPCE_FS
B4h	27h	R	DI	PI	Al	SI	HV	LV	NV	Nominal voltage only follows R: Reserved DI: Powerdown current information PI: Peak current information AI: Average current information SI: Static current information HV: Maximum voltage information LV: Minimum voltage information NV: Nominal voltage information	Power parameters for VCC

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.
All unauthorized use and/or reproduction is prohibited.

Table 21: Card Information Structure (Continued)

Attribute Offset	Data	7	6	5	4	3	2	1	0	Description of Contents	CIS Function		
B6h	55h	Х	M	antis	sa		Ехро	nent		Nominal voltage = 5V	VCC nominal value		
B8h	4Dh	Х	M	antis	sa		Expo	nent		VCC nominal 4.5V	VCC minimum value		
BAh	5Dh	Х	M	antis	sa		Expo	nent		VCC nominal 5.5V	VCC maximum value		
BCh	75h	Х	M	antis	sa		Expo	nent		Maximum average current over 10ms is 80mA	Maximum average current		
BEh	EAh	R	S	E	I	0	Ad	ddrLii	ne	 R = 1: Range follows S = 1: 16-bit hosts supported E = 1: 8-bit hosts supported IO AddrLines: 10 lines decoded 	I/O space description field TPCE_IO		
C0h	61h	LS	AS			N Ra	ange			 LS = 1: Size of lengths is 1 byte AS = 2: Size of address is 2 bytes N Range = 1: Address Range-1 	I/O range format description		
C2h	F0h		Fi	irst I/	'0 Ba	se A	ddres	SS		First I/O base address (LSB)	First I/O range address		
C4h	01h		F	irst I/	0 Ba	se A	ddres	ss		First I/O base address (MSB)	-		
C6h	07h		Fi	irst I/	0 Ba	se A	ddres	SS		First I/O length -1	First I/O range length		
C8h	F6h		Sec	cond	I/O E	Base	Addr	ess		Second I/O base address (LSB)	Second I/O range address		
CAh	03h		Sec	cond	I/O E	Base	Addr	ess		Second I/O base address (MSB)			
CCh	01h		Sec	cond	I/O F	Rang	e Ler	ngth		Second I/O length -1	Second I/O range length		
CEh	EEh	S	Р	L	М	IRQ		Leve	I	 S = 1: Share logic active P = 1: Pulse mode IRQ supported L = 1: Level mode IRQ supported M = 0: Bit mask of IRQs present — IRQ level is IRQ14 	Interrupt request description structure TPCE_IR		
D0h	21h	X	R	P	R	0	A	Т	-	 X = 0: No more miscellaneous fields R: Reserved P = 1: Powerdown supported RO = 0: Not read only mode A = 0: Audio not supported T = 0: Single drive 	Miscellaneous features field TPCE_MI		
D2h	1Bh		CIS	STPL	_TA	BLE_	ENT	RY		Configuration table entry tuple	Tuple code		
D4h	06h			-	TPL_	LINE	(Link length is 6 bytes	Link to next tuple		
D6h	02h	I	D		Conf	igura	tion	Index	(ATA primary I/O mapped configuration I = 0: No Interface byte D = 0: No Default entry Configuration index = 2	Configuration table index byte TPCE_INDX		
D8h	01h	I	D		Conf	igura	tion	Index	(Contiguous I/O mapped ATA registers configuration I = 0: No interface byte D = 0: No default entry Configuration index = 1	Configuration table index byte TPCE_INDX		

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.

All unauthorized use and/or reproduction is prohibited.

PAGE 32 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

Table 21: Card Information Structure (Continued)

Attribute Offset	Data	7	6	5	4	3	2	1	0	Description of Contents	CIS Function
DAh	21h	M	MS	IR	Ю	Т	P		-	 M = 0: No miscellaneous information MS = 00: No memory space information IR = 0: No interrupt information present IO = 0: No I/O port information present T = 0: No timing information present P = 1: VCC only information 	Feature selection byte TPCE_FS
DCh	B5h	R	DI	PI	AI	SI	HV	LV	NV	Nominal voltage only follows R: Reserved DI: Powerdown current information PI: Peak current information AI: Average current information SI: Static current information HV: Maximum voltage information LV: Minimum voltage information NV: Nominal voltage information	Power parameters for VCC
DEh	1Eh	Х	M	antis	sa		Expo	nent	t	Nominal voltage = 3.0V	VCC nominal value
E0h	4Dh				Exte	nsior	1			+0.3V	Extension byte
E2h	1Bh		CIS	STPL	_TAE	BLE_	ENT	RY		Configuration table entry tuple	Tuple code
E4h	12h			•	TPL_	LIN	(Link length is 18 bytes	Link to next tuple
E6h	C3h	M	MS	IR	Ю	Т	P		-	 M = 0: No miscellaneous information MS = 00: No memory space information IR = 0: No interrupt information present IO = 0: No I/O port information present T = 0: No timing information present P = 1: VCC only information 	Feature selection byte TPCE_FS
E8h	41h	R	DI	PI	Al	SI	HV	LV	NV	Nominal voltage only follows R: Reserved DI: Powerdown current information PI: Peak current information AI: Average current information SI: Static current information HV: Maximum voltage information LV: Minimum voltage information NV: Nominal voltage information	Power parameters for VCC
EAh	99h	M	MS	IR	Ю	Т	P		-	 M = 1: No miscellaneous information MS = 00: No Memory space information IR = 1: No interrupt information present IO = 1: No I/O port information present T = 0: No timing information present P = 01: VCC only information 	Feature selection byte TPCE_FS

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.
All unauthorized use and/or reproduction is prohibited.

Table 21: Card Information Structure (Continued)

Attribute Offset	Data	7	6	5	4	3	2	1	0	Description of Contents	CIS Function
ECh	27h	R	DI	PI	Al	SI	HV	LV	NV	Nominal voltage only follows R: Reserved DI: Powerdown current information PI: Peak current information AI: Average current information SI: Static current information HV: Maximum voltage information LV: Minimum voltage information NV: Nominal voltage information	Power parameters for VCC
EEh	55h	Х	M	antis	sa		Expo	nent	t	Nominal voltage = 5V	VCC nominal value
F0h	4Dh	Х	M	antis	sa		Expo	nent	t	VCC nominal 4.5V	VCC minimum value
F2h	5Dh	Х	M	antis	sa		Expo	nent	t	VCC nominal 5.5V	VCC maximum value
F4h	75h	Х	Ma	antis	sa		Expo	nent	t	Maximum average current over 10ms is 80mA	Maximum average current
F6h	EAh	R	S	Е	I	0	AddrLine			 R = 1: Range follows S = 1: 16-bit hosts supported E = 1: 8-bit hosts supported IO AddrLines: 10 lines decoded 	I/O space description field TPCE_IO
F8h	61h	LS	AS		1	N R	ange			 LS = 1: Size of lengths is 1 byte AS = 2: Size of address is 2 bytes N Range = 1: Address range -1 	I/O range format description
FAh	70h					-				First I/O base address (LSB)	First I/O range address
FCh	01h					-				First I/O base address (MSB)	-
FEh	07h					-				First I/O length -1	First I/O range length
100h	76h				,	-				Second I/O base address (LSB)	Second I/O range address
102h	03h					-				Second I/O base address (MSB)	-
104h	01h				,	-				Second I/O length	Second I/O range length
106h	EEh	S	Р	L	М	IRQ	Level		·I	 S = 1: Share logic active P = 1: Pulse mode IRQ supported L = 1: Level mode IRQ supported M = 0: Bit mask of IRQs present — IRQ level is IRQ14 	Interrupt request description structure TPCE_IR miscellaneous features field TPCE_MI
108h	21h	Х	R	Р	R	0	Α	Т	-	 X = 0: No more miscellaneous fields R: Reserved P = 1: Powerdown supported RO = 0: Not read only mode A = 0: Audio not supported T = 0: Single drive 	-
10Ah	1Bh		CIS		_		ENT	RY		Configuration table entry tuple	Tuple code
10Ch	06h			•	TPL_	LIN	<			Link length is 6 bytes	Link to next tuple

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.

All unauthorized use and/or reproduction is prohibited.

PAGE 34 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

Table 21: Card Information Structure (Continued)

Attribute											
Offset	Data	7	6	5	4	3	2	1	0	Description of Contents	CIS Function
10Eh	03h	I	D	•	Confi	gura	ition	Inde	X	ATA primary I/O mapped configuration	Configuration table index byte
										 I = 0: No interface byte D = 0: No default entry 	TPCE_INDX
										• Configuration index = 2	
110h	01h	M	MS	IR	IO	Т	P		-	 M = 0: No miscellaneous information MS = 00: No memory space information IR = 0: No interrupt information present IO = 0: No I/O port information present T = 0: No timing information present P = 1: VCC only information 	Feature selection byte TPCE_FS
112h	21h	R	DI	ΡI	ΑI	SI	HV	LV	NV	Nominal voltage only follows	Power parameters
										R: Reserved	for VCC
										DI: Powerdown current informationPI: Peak current information	
										Al: Average current information	
										SI: Static current informationHV: Maximum voltage information	
										LV: Minimum voltage information	
										NV: Nominal voltage information	
114h	B5h	Х	M	antis			Expo	onen	t	Nominal voltage = 3.0V	VCC nominal value
116h	1Eh	.,			Exte	nsior				+0.3V	Extension byte
118h	4Dh	Х	Ma	antis	sa		Expo	onen	t	Maximum average current over 10ms is 45mA	Maximum average current
11Ah	1Bh				TPL_					Manufacturer's ID code	Tuple code
11Ch	04h				TPL_	•				Link length is 4 bytes	Link to next tuple
11Eh	07h	I	D	•	Confi	gura	ition	Inde	X	AT fixed disk secondary I/O 3.3V configuration	TPCE_INDX
120h	00h	М	MS	IR	Ю	Т	Р		-	P: Power information type	TPCL_FS
122h	28h					-				Manufacturer code for SiliconDrive Secure CF	Reserved
124h	D3h					-				Manufacturer code for SiliconDrive Secure CF	Reserved
126h	14h			CIST	PL_	NO_	LINK			No link control tuple	Tuple code
128h	00h					-				Link is 0 bytes	Link to next tuple
12Ah	15h			CIS	TPL_	VEF	RS_1			Level 1 version	Tuple code
12Ch	1Ah				TPL_					Link length is 26h bytes	Link to next tuple
12Eh	04h				PLV1					PC Card 2.0/JEIDA4.1	END marker
130h	01h			TPF	PLV1	_MIN	NOR			PC Card 2.0/JEIDA4.1	Tuple code
132h	53h				•	•				S	Information string
134h	49h					•				l	-
136h	4Ch				•	•				L	-

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.
All unauthorized use and/or reproduction is prohibited.

Table 21: Card Information Structure (Continued)

Attribute Offset	Data	7	6	5	4	3	2	1	0	Description of Contents	CIS Function
138h	49h					-				I	-
13Ah	43h					-				С	-
13Ch	4Fh					-				0	-
13Eh	4Eh					-				N	-
140h	53h					-				S	-
142h	59h					-				Υ	-
144h	53h					_				S	-
146h	54h					-				Т	-
	45h					_				Е	-
14Ah	4Dh					-				M	-
14Ch	53h					-				S	-
14Eh	00h					-				Space	-
150h	56h					-				V	-
152h	45h					_				Е	-
154h	52h					-				R	-
156h	32h					_				2	-
158h	2Eh					-				-	-
15Ah	30h					-				0	-
15Ch	30h					-				0	-
	00h					-				-	-
160h	FFh					-				-	-

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.

All unauthorized use and/or reproduction is prohibited.

PAGE 36 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

CONFIGURATION OPTION REGISTER (200H)

The Configuration Option register is used to configure the SiliconDrive Secure CF, define the address decoding, and initiate the software RESET sequence.

Table 22: Configuration Option Register (200h)

Operation	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
Read/ Write	SRESET	LevIREQ		Co	onfigura	tion Ind	ex	
Default Value	0	0	0	0	0	0	0	0

Bit(s)	Description							
SRESET		When set, this bit initiates a software-reset sequence, which s equivalent to a power-on reset or hardware reset.						
LevIREQ	IREQ# interrupt signal level mode select:							
	Logic 0 = Pulse modeLogic 1 = Level mode							
Configuration	 Memory-mapped mode 	000000B						
Index	 Independent I/O mode 	000001B						
	 Primary mode 	000010B						
	 Secondary mode 	000011B						

CONFIGURATION AND STATUS REGISTER (202H)

The Configuration and Status Register (CSR) informs the host of any status changes with regard to power-down.

Table 23: Configuration and Status Register (202h)

Operation	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
Read	Changed	SigChg	lOis8	0	0	PwrDn	Int	0
Write	Changed	SigChg	lOis8	0	0	PwrDn	Int	0
Default Value	0	0	0	0	0	0	0	0

Bit(s)	Description
Changed	Indicates that either CREADY (D5) or CWPort (D4) of the Pin Replacement register is set. Additionally, this bit changes state as the Powerdown (D2) bit changes.
SigChg	Outputs the inverse state of the Changed bit to the hardware interface signal STSCHG# at the card interface.
lois8	Informs the host of the valid data bus width for the operations in progress:
	0 = 16-bit data transfer1 = 8-bit data transfer
PwrDwn	Indicates the state of the Card, which is either operating -0 or powerdown mode 1. During powerdown mode, no commands are accepted. Additionally, the host may not initiate a powerdown request when the card is busy via the Status register or the Hardware RDY/BSY pin.
Int	Indicates the inverse of the IREQ# status signal.

SILICONSYSTEMS PROPRIETARY

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.

All unauthorized use and/or reproduction is prohibited.

PAGE 38 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

PIN PLACEMENT REGISTER (204H)

Table 24: Pin Placement Register (204h)

Operation	D ₇	D ₆	D ₅	D ₄	D_3	D ₂	D ₁	D ₀
Read/ Write	CBVD1	CBVD2	CRDY	CWProt	RBVD1	RBVD2	RRDY	RWProt
Default Value	0	0	0	0	1	1	0	0

Bit(s)	Description
CRDY	Indicates a bit change in the RRDY (D1) bit.
CWProt	Indicates a bit change in the RWProt (D0) bit.
RRDY	When set:
	High 1 informs the host that the card is readyLow 0 state indicates the card is busy
RWProt	Indicates Write Protect is enabled when set to 1, and disabled when 0.

SOCKET AND COPY REGISTER (206H)

Table 25: Socket and Copy Register (206h)

Operation	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
Read/Write	RFU	Со	py Num	ber	Socket Number			,
Default Value	0	0	0	0	0	0	0	0

Bit(s)	Description
RFU	Reserved for future use.
Copy Number	Indicates the card number. Allows the host to differentiate between identical cards by writing to the bit of the card that is being accessed. This value is compared to the DRV bit in the ATA Drive/Head register.
	 Card 0: 000B = (D6, D5, D4) (default) Card 1: 001B = (D6, D5, D4) (alternate)
Socket Number	The host writes the socket number that identifies the inserted card.

PAGE 40 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

COMMON MEMORY DESCRIPTION AND OPERATION

Common memory space can be accessed when the SiliconDrive Secure is configured in memory-mapped mode.

COMMON MEMORY READ OPERATIONS

Common memory read operations are issued by asserting CE1#, CE2#, or both, and OE# low, REG#, and WE# must be inactive.

Table 26: Common Memory Read Operations

Function Mode	REG#	CE1#	CE2#	A0	OE#	WE#	D[15:8]	D[7:0]
Standby	Χ	Н	Н	Χ	Χ	Χ	High-Z	High-Z
Byte Access	Н	L	Н	L	L	Н	High-Z	Even
	Н	L	Н	Н	L	Н	High-Z	Odd
Word Access	Н	L	L	Χ	L	Н	Odd	Even
Odd Byte Only Access	Н	Н	L	X	L	Н	Odd	High-Z

COMMON MEMORY WRITE OPERATIONS

Common memory write operations are issued by asserting CE1#, CE2#, or both, and WE# low, REG#, and OE# must be inactive.

Table 27: Common Memory Write Operations

Function Mode	REG#	CE1#	CE2#	A0	OE#	WE#	D[15:8]	D[7:0]
Standby	Χ	Н	Н	Χ	Χ	Χ	High-Z	High-Z
Byte Access	Н	L	Н	L	Н	L	High-Z	Even
	Н	L	Н	Н	Н	L	High-Z	Odd
Word Access	Н	L	L	Χ	Н	L	Odd	Even
Odd Byte Only Access	Н	Н	L	X	Н	L	Odd	High-Z

DOCUMENT: SSDS04-3150C-R May 22, 2007 Page 41

I/O SPACE DESCRIPTION AND OPERATION

I/O SPACE READ OPERATIONS

Table 28: I/O Space Read Operations

Function Mode	REG#	CE1#	CE2#	A0	IORD#	IOWR#	D[15:8]	D[7:0]
Standby	Χ	Н	Н	Χ	Χ	Х	High-Z	High-Z
Byte Access	L	L	Н	L	L	Н	High-Z	Even
	L	L	Н	Н	L	Н	High-Z	Odd
Word Access	L	L	L	L	L	Н	Odd	Even
I/O Inhibit	Н	Χ	Χ	Χ	L	Н	High-Z	High-Z
Odd Byte Only Access	L	Н	L	X	L	Н	Odd	High-Z

I/O SPACE WRITE OPERATIONS

Table 29: I/O Space Write Operations

Function Mode	REG#	CE1#	CE2#	A0	IORD#	IOWR#	D[15:8]	D[7:0]
Standby	Χ	Н	Н	Χ	Χ	Х	Χ	X
Byte Access	L	L	Н	L	Н	L	Χ	Even
	L	L	Н	Н	Н	L	Χ	Odd
Word Access	L	L	L	L	Н	L	Odd	Even
I/O Inhibit	Н	Χ	Χ	Χ	Н	L	Χ	X
Odd Byte Only Access	L	Н	L	Χ	Н	L	Odd	X

PAGE 42 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

ATA AND TRUE IDE REGISTER DECODING

SiliconDrive Secure can be configured as either memory-mapped or I/O devices. As noted earlier, communication to and from the drive is accomplished using the ATA Command Block.

MEMORY-MAPPED REGISTER DECODING

In memory-mapped mode, the SiliconDrive Secure registers are accessed via standard memory references (i.e., OE# and WE#). The ATA registers are mapped to common memory space in a 2KB window starting at address 0.

Table 30: Memory-Mapped Register Decoding

Reg#	Offset	A10	A9:A4	А3	A2	A1	Α0	OE# = L	WE# = L
1	0	0	X	0	0	0	0	Even Data Read	Even Data Write
1	1	0	Χ	0	0	0	1	Error	Feature
1	2	0	Χ	0	0	1	0	Sector Count	Sector Count
1	3	0	X	0	0	1	1	Sector Number	Sector Number
1	4	0	X	0	1	0	0	Cylinder Low	Cylinder Low
1	5	0	X	0	1	0	1	Cylinder High	Cylinder High
1	6	0	Χ	0	1	1	0	Drive/Head	Drive/Head
1	7	0	Χ	0	1	1	1	Status	Command
1	8	0	X	1	0	0	0	Duplicate Even Data Read	Duplicate Even Data Write
1	9	0	X	1	0	0	1	Duplicate Odd Data Read	Duplicate Odd Data Write
1	D	0	X	1	1	0	1	Duplicate Error	Duplicate Feature
1	E	0	X	1	1	1	0	Alternate Status	Device Control
1	F	0	Χ	1	1	1	1	Drive Address	Reserved
1	X	1	X	Χ	Χ	Χ	0	Even Data Read	Even Data Write
1	X	1	X	Χ	Χ	Χ	1	Odd Data Read	Odd Data Write

SILICONSYSTEMS PROPRIETARY

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.

All unauthorized use and/or reproduction is prohibited.

INDEPENDENT I/O MODE REGISTER DECODING

Independent I/O mode or contiguous I/O mode requires the host to decode a continuous block of 16 I/O registers to select the SiliconDrive Secure.

Table 31: Independent I/O Mode Register Decoding

Reg#	Offset	A10	A9:A4	А3	A2	A1	A0	OE# = L	WE# = L
0	0	X	X	0	0	0	0	Even Data Read	Even Data Write
0	1	Χ	X	0	0	0	1	Error	Feature
0	2	Χ	Χ	0	0	1	0	Sector Count	Sector Count
0	3	X	X	0	0	1	1	Sector Number	Sector Number
0	4	Χ	Χ	0	1	0	0	Cylinder Low	Cylinder Low
0	5	Χ	Χ	0	1	0	1	Cylinder High	Cylinder High
0	6	Χ	Χ	0	1	1	0	Drive/Head	Drive/Head
0	7	Χ	Χ	0	1	1	1	Status	Command
0	8	X	X	1	0	0	0	Duplicate Even Data Read	Duplicate Even Data Write
0	9	X	X	1	0	0	1	Duplicate Odd Data Read	Duplicate Odd Data Write
0	D	X	X	1	1	0	1	Duplicate Error	Duplicate Feature
0	E	X	X	1	1	1	0	Alternate Status	Device Control
0	F	Χ	Χ	1	1	1	1	Drive Address	Reserved

SILICONSYSTEMS PROPRIETARY

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.

All unauthorized use and/or reproduction is prohibited.

PAGE 44 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

PRIMARY AND SECONDARY I/O MAPPED REGISTER DECODING

Table 32: Primary and Secondary I/O Mapped Register Decoding

Reg#	A10	A9:A4 Primary	A9:A4 Secondary	А3	A2	A 1	Α0	IORD# = L	IOWR# = L
0	X	1Fxh	17xh	0	0	0	0	Even Data Read	Even Data Write
0	Χ	1Fxh	17xh	0	0	0	1	Error	Feature
0	Χ	1Fxh	17xh	0	0	1	0	Sector Count	Sector Count
0	X	1Fxh	17xh	0	0	1	1	Sector Number	Sector Number
0	Χ	1Fxh	17xh	0	1	0	0	Cylinder Low	Cylinder Low
0	Χ	1Fxh	17xh	0	1	0	1	Cylinder High	Cylinder High
0	Χ	1Fxh	17xh	0	1	1	0	Drive/Head	Drive/Head
0	Χ	1Fxh	17xh	0	1	1	1	Status	Command
0	X	3Fxh	37xh	0	1	1	0	Alternate Status	Device Control
0	X	3Fxh	37xh	0	1	1	1	Drive Address	Reserved

SILICONSYSTEMS PROPRIETARY

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.
All unauthorized use and/or reproduction is prohibited.

TASK FILE REGISTER SPECIFICATION

The Task File registers are used for reading and writing the storage data in the SiliconDrive Secure. The decoded addresses are as shown in the following table.

Table 33: Task File Register Specification

CS0#	CS1#	DA02	DA01	DA00	DIOR# = L	DIOW# = L
0	1	0	0	0	Data	Data
0	1	0	0	1	Error	Feature
0	1	0	1	0	Sector Count	Sector Count
0	1	0	1	1	Sector Number	Sector Number
0	1	0	1	1	Cylinder Low	Cylinder Low
0	1	1	0	1	Cylinder High	Cylinder High
0	1	1	1	0	Drive/Head	Drive/Head
0	1	1	1	1	Status	Command
0	0	Χ	Χ	Χ	Invalid	Invalid
1	1	Χ	Χ	Χ	High-Z	Not Used
1	0	0	Χ	Χ	High-Z	Not Used
1	0	1	0	Χ	High-Z	Not Used
1	0	1	1	0	Alternate Status	Device Control
1	0	1	1	1	Device Address	Not Used

PAGE 46 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

ATA REGISTERS

DATA REGISTER

The Data register is a 16-bit register used to transfer data blocks between the host and drive buffers. The register may set to 8-bit mode by using the Set Features Command defined in "Seek — 7Xh" on page 78.

ERROR REGISTER

The Error register contains the error status, if any, generated from the last executed ATA command. The contents are qualified by the ERR bit being set in "Status Register" on page 54.

Table 34: Error Register

Operation	D ₇	D ₆	D ₅	D ₄	D_3	D ₂	D ₁	D ₀
Read	BBK	UNC	MC	IDNF	MCR	ABRT	TKNOF	AMNF
Default Value	0	0	0	0	0	0	0	0

Bit(s)	Description
7	Bad Block Detected (BBK). Set when a bad block is detected.
6	Uncorrectable Data Error (UNC). Set when an uncorrectable error is encountered.
5	Media Changed (MC). Set to 0.
4	ID Not Found (IDNF). Set when the sector ID is not found.
3	MCR (Media Change Request). Set to 0.
2	Aborted Command (ABRT). Set when a command is aborted due to a drive error.
1	Track 0 Not Found (TKONF). Set when the executive drive diagnostic command is executed.
0	Address Mark Not Found (AMNF). Set in the case of a general error.

SILICONSYSTEMS PROPRIETARY

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.
All unauthorized use and/or reproduction is prohibited.

FEATURE REGISTER

The Feature register is command-specific and used to enable and disable interface features. This register supports only either odd or even byte data transfers.

Table 35: Feature Register

Operation	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
Read/Write				Featur	e Byte			

SECTOR COUNT REGISTER

The Sector Count register is used to read or write the sector count of the data for which an ATA transfer has been made.

Table 36: Sector Count Register

Operation	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
Read/Write		Sector Count							
Default Value	0	0	0	0	0	0	0	1	

SILICONSYSTEMS PROPRIETARY

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.
All unauthorized use and/or reproduction is prohibited.

SECTOR NUMBER REGISTER

The Sector Number register is set by the host to specify the starting sector number associated with the next ATA command to be executed. Following a qualified ATA command sequence, the device sets the register value to the last sector read or written as a result of the previous AT command.

When Logical Block Addressing (LBA) mode is implemented and the host issues a command, the contents of the register describe the Logical Block Number bits A[7:0]. Following an ATA command, the device loads the register with the LBA block number resulting from the last ATA command.

Table 37: Sector Number Register

Operation	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		
Read/Write		Sector Number (CHS Addressing)								
	Log	Logical Block Number bits A07-A00 (LBA Addressing)								
Default Value	0	0	0	0	0	0	0	1		

PAGE 50 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

CYLINDER LOW REGISTER

The Cylinder Low register is set by the host to specify the cylinder number low byte. Following an ATA command, the content of the register is written by the device, identifying the cylinder number low byte.

In LBA mode, the 8-bit register maintains the contents of the Logical Block number address bits A15:A08.

Table 38: Cylinder Low Register

Operation	D ₇	D ₆	D ₅	D ₄	D_3	D ₂	D ₁	D ₀		
Read/Write		Cylinder Number Low Byte (CHS Addressing)								
	Log	Logical Block Number bits A15-A08 (LBA Addressing)								
Default Value	0	0	0	0	0	0	0	0		

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.
All unauthorized use and/or reproduction is prohibited.

CYLINDER HIGH REGISTER

The Cylinder High register is set by the host to specify the cylinder number high byte. Following an ATA command, the content of the register is set internally by the device, identifying the cylinder number high byte.

In LBA mode, the 8-bit register maintains the contents of the Logical Block number address bits A23:A16.

Table 39: Cylinder High Register

Operation	D ₇	D ₆	D ₅	D ₄	D_3	D ₂	D ₁	D ₀		
Read/Write		Cylinder Number Low Byte (CHS Addressing)								
	Log	Logical Block Number bits A23-A16 (LBA Addressing)								
Default Value	0	0	0	0	0	0	0	0		

PAGE 52 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

DRIVE/HEAD REGISTER

The Drive/Head register is used by the host and the device to select the type of addressing (CHS or LBA), the drive letter, and either bits 3-0 of the head number in CHS mode or logical block number bits 27-24 in LBA mode.

Table 40: Drive/Head Register

Operation	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
Read/Write	1	LBA	1	DRV	HS3	HS2	HS1	HS0
					LBA27	LBA26	LBA25	LBA24
Default Value	1	0	1	0	0	0	0	0

The Drive/Head register is used by the host to specify one of a pair of ATA drives present in the platform.

Bit(s)	Description
6	LBA. Selects between CHS (0) and LBA (1) addressing mode.
4	Drive Address (DRV). Indicates the drive number selected by the host, either 0 or 1.
3-0	HS3 to 0. Indicates bits 3-0 of the head number in CHS addressing mode or LBA bits 27-24 in LBA mode.
	 CHS to LBA conversion: LBA = (C x HpC + H) x SpH + S -1 LBA to CHS conversion:
	 C = LBA/(HpC x SpH) H = (LBA/SpH) mod (HpC) S = (LBA mod(SpH)) + 1
	where:
	 C is the cylinder number H is the head number S is the sector count HpC is the head count per cylinder count SpH is the sector count per head count (track)

SILICONSYSTEMS PROPRIETARY

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.
All unauthorized use and/or reproduction is prohibited.

STATUS REGISTER

The Status register provides the device's current status to the host. The status register is an 8-bit read-only register. When the contents of the register are read by the host, the IREQ# bit is cleared.

Table 41: Status Register

Operation	D ₇	D ₆	D ₅	D ₄	D_3	D ₂	D ₁	D_0
Read/Write	BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR
Default Value	0	0	0	0	0	0	0	0

Bit(s)	Description
7	Busy (BSY). Set when the drive is busy and unable to process any new ATA commands.
6	Data Ready (DRDY). Set when the device is ready to accept ATA commands from the host.
5	Drive Write Fault (DWF). Always set to 0.
4	Drive Seek Complete (DSC). Set when the drive heads have been positioned over a specific track.
3	Data Request (DRQ). Set when a device is ready to transfer a word or byte of data to or from the host and the device.
2	Corrected Data (CORR). Always set to 0.
1	Index (IDX). Always set to 0.
0	Error (ERR). Set when an error occurs during the previous ATA command.

SILICONSYSTEMS PROPRIETARY

PAGE 54 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

COMMAND REGISTER

The Command register specifies the ATA command code being issued to the drive by the host. Execution of the command begins immediately following the issuance of the command register code by the host.

Table 42: Command Register

Operation	D ₇	D ₆	D ₅	D ₄	D_3	D ₂	D ₁	D ₀
Read/Write	ATA Command Code							

See "ATA Command Block and Set Description" on page 59 for a listing of the supported ATA commands.

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.
All unauthorized use and/or reproduction is prohibited.

ALTERNATE STATUS REGISTER

The Alternate Status register is a read-only register indicating the status of the device, following the previous ATA command. See "Status Register" on page 54 for specific details.

Table 43: Alternate Status Register

Operation	D ₇	D ₆	D ₅	D ₄	D_3	D ₂	D ₁	D ₀
Read/Write	BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR
Default Value	0	0	0	0	0	0	0	0

PAGE 56 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

DEVICE CONTROL REGISTER

The Device Control register is used to control the interrupt request and issue ATA software resets.

Table 44: Device Control Register

Operation	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
Write	-	-	-	-	1	SRST	nIEN	0

Bit(s)	Description
7-4	Reserved bits.
3	Always set to 1.
2	Software Reset (SRST). When set, resets the ATA software.
1	Interrupt Enable (nIEN). When set, device interrupts are disabled. There is no function in the memory-mapped mode.
0	Always set to 0.

SILICONSYSTEMS PROPRIETARY

DEVICE ADDRESS REGISTER

The Device Address register is used to maintain compatibility with ATA disk drive interfaces.

Table 45: Device Address Register

Operation	D ₇	D ₆	D ₅	D ₄	D_3	D ₂	D ₁	D_0
Read/Write	-	nWTG	nHS3	nHS2	nHS1	nHS0	nDS1	nDS0
Default Value	0	0	1	1	1	1	1	0

Bit(s)	Description
7	Reserved bit.
6	Write Gate (nWTG). Low when a write to the device is in process.
5-2	nHS3 to nHS0. The negated binary address of the currently selected head.
1	nDS1. Low when drive 1 is selected and active.
0	nDS0. Low when drive 0 is selected and active.

PAGE 58 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

ATA COMMAND BLOCK AND SET DESCRIPTION

In accordance with the ANSI ATA Specification, the device implements seven registers that are used to transfer instructions to the device by the host. These commands follow the ANSI standard ATA protocol. A description of the ATA command block is provided in the following table.

Table 46: ATA Command Block and Set Description

Operation	D ₇	D ₆	D ₅	D ₄	D_3	D ₂	D ₁	D ₀			
Feature		X									
Sector Count				>	(
Sector Number				>	(
Cylinder Low				>	(
Cylinder High				>	(
Drive Head	1 LBA 1 Drive X										
Command	X										

ATA COMMAND SET

Table 47: ATA Command Set

Class	Command Name	Command	Registers Used						
Class	Command Name	Code	FR	SC	SN	CY	DH	LBA	
1	Check Power Mode	98h, E5h	-	-	-	-	D	-	
1	Execute Drive Diagnostics	90h	-	-	-	-	D	-	
1	Erase Sector	C0h	-	Υ	Υ	Υ	Υ	Υ	
2	Format Track	50h	-	Υ	-	Υ	Υ	Υ	
1	Identify Drive	ECh	-	-	-	-	D	-	
1	ldle	97h, E3h	-	Υ	-	-	D	-	
1	Idle Immediate	95h, E1h	-		-	-	D	-	
1	Initialize Drive Parameters	91h	-	Υ	-	-	Υ	-	
1	Read Buffer	E4h	-	-	-	-	D	-	
1	Read DMA*	C8h	-	Υ	Υ	Υ	Υ	Υ	
1	Read Multiple	C4h	-	Υ	Y	Y	Y	Υ	

SILICONSYSTEMS PROPRIETARY

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.
All unauthorized use and/or reproduction is prohibited.

Υ

Υ

Υ

Registers Used Command Class Command Name Code FR SC SN CY LBA DH Y Υ Y 1 Read Long Sector 22h, 23h Υ 1 Υ Υ Read Sector(s) 20h, 21h Υ Υ 1 Υ Υ Υ Read Verify Sector(s) 40h, 41h Υ Υ 1 Recalibrate 1Xh Υ 1 Request Sense 03h D 1 Seek 7Xh Υ Y Υ Υ 1 Set Features EFh Υ D 1 Set Multiple Mode C6h Υ D 1 Set Sleep Mode 99h, E6h D 1 Standby 96h, E2h D 1 Standby Immediate 94h, E0h D 1 **Translate Sector** 87h Υ Y Y 1 Wear Level F5h Υ 2 Write Buffer E8h D 1 Write DMA* CAh Υ Y Υ Υ 2 Υ 32h. 33h Υ Υ Υ Write Long Sector 3 C5h Y Υ Υ Υ Write Multiple 3 CDh Υ Υ Υ Υ Write Multiple w/o **Erase** 2 Write Sector(s) 30h, 31h Υ Υ Υ Υ 2 Y Y Υ Write Sector(s) w/o 38h Erase

Table 47: ATA Command Set (Continued)

3Ch

Notes:

3

- CY = Cylinder
- SC = Sector Count

Write Verify

- DH = Drive/Head
- SN = Sector Number
- FR = Feature LBA LBA bit of the Drive/Head register (D denotes that only the drive bit is used)

SILICONSYSTEMS PROPRIETARY

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.

All unauthorized use and/or reproduction is prohibited.

PAGE 60 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

^{* =} This function does not apply to SiliconDrive Secures that have DMA disabled.

Check Power Mode — 98h, E5h

The Check Power Mode command verifies the device's current power mode. When the device is configured for standby mode or is entering or exiting standby, the BSY bit is set, the Sector Count register set to 00h, and the BSY bit is cleared. In idle mode, BSY is set and the Sector Count register is set to FFh. The BSY bit is then cleared and an interrupt is issued.

Table 48: Check Power Mode — 98h, E5h

Register	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		
Feature		X								
Sector Count		X								
Sector Number				×	(
Cylinder Low				×	(
Cylinder High				×	(
Drive Head	Χ	X X Drive								
Command		98h or E5h								

Executive Drive Diagnostic — 90h

The Executive Drive Diagnostic performs an internal read write diagnostic test using (AA55h and 55AAh). If an error is detected in the read/write buffer, the Error register reports the appropriate diagnostic code.

Table 49: Executive Drive Diagnostic — 90h

Register	D ₇	D ₆	D ₅	D ₄	D_3	D ₂	D ₁	D ₀	
Feature		X							
Sector Count				>	(
Sector Number		X							
Cylinder Low				×	(
Cylinder High				×	(
Drive Head	X X X Drive								
Command		1	1	90)h				

PAGE 62 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

Format Track — 50h

The Format Track command formats the common solid-state memory array.

Table 50: Format Track — 50h

Register	D ₇	D ₆	D ₅	D ₄	D_3	D ₂	D ₁	D ₀			
Feature		X									
Sector Count		Sector Count									
Sector Number		Sector Number (LBA7-0)									
Cylinder Low			Cylir	nder Lov	v (LBA1	5-8)					
Cylinder High			Cylin	der High	ı (LBA2	3-16)					
Drive Head	1	1 LBA 1 Drive Head Number (LBA27-24)									
Command		50h									

Identify Drive — ECh

Issued by the host, the Identify Drive command provides 256 bytes of drive attribute data (i.e., sector size, count, and so on) The identify drive data structure is detailed in the following table.

Table 51: Identify Drive — ECh

Register	D ₇	D ₆	D ₅	D ₄	D_3	D ₂	D ₁	D ₀		
Feature		X								
Sector Count		X								
Sector Number		X								
Cylinder Low				X	(
Cylinder High				X	(·		
Drive Head	X X X Drive X									
Command		ECh								

PAGE 64 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

Identify Drive — Drive Attribute Data

Table 52: Identify Drive — Drive Attribute Data

Word Address	Data Default	Bytes	Data Description
0	044Ah (fixed ID bit) in IDE mode 848A (removable ID bit) in PCMCIA memory and I/ O modes	2	 General configuration bit information 15: Non-magnetic disk 14: Formatting speed latency permissible gap needed 13: Track Offset option supported 12: Data Strobe Offset option supported 11: Over 0.5% rotational speed difference 10: Disk transfer rate > 10Mbps 9: 10Mbps >= disk transfer rate > 5Mbps 8: 5Mbps >= disk transfer rate 7: Removable cartridge drive 6: Fixed drive 5: Spindle Motor Control option executed 4: Over 15µs changing head time 3: Non-MFM encoding 2: Soft sector allocation 1: Hard sector allocation 0: Reserved
1	XXXXh	2	Number of cylinders
2	0000h	2	Reserved
3	00XXh	2	Number of heads
4	0000h	2	Number of unformatted bytes per track
5	XXXXh	2	Number of unformatted bytes per sector
6	XXXXh	2	Number of sectors per track
7-8	XXXXh	4	Number of sectors per device
9	0000h	2	Reserved
10-19	XXXXh	20	Serial number

SILICONSYSTEMS PROPRIETARY

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.
All unauthorized use and/or reproduction is prohibited.

Table 52: Identify Drive — Drive Attribute Data (Continued)

20 0002h 2 Buffer type • 0000h: Not specified • 0001h: A single-ported, single-sector buffer • 0002h: A dual-ported multisector buffer • 0003h: A dual-ported multisector buffer with a read caching 21 0002h 2 Buffer size in 512-byte increments 22 0004h 2 Number of ECC bytes passed on read/write long commands 23-26 XXXXh 8 Firmware revision (eight ASCII characters) 27-46 XXXXh 40 Model number (40 ASCII characters) 47 0001h 2 7-0: Maximum number of sectors that can be transferred with a Read/Write Multiple command per interrupt 48 0000h 2 Double word (32 bit) not supported 49 0002h 2 • 11: IORDY supported • 9: LBA supported • 9: LBA supported • 8: DMA supported 50 0000h 2 Reserved 51 0100h 2 15-8: PIO data transfer cycle timing 52 0000h 2 15-8: DMA data transfer cycle timing 53 0000h 2 15-8: DMA data transfer cycle timing 54 XXXXh 2 Current number of cylinders 55 XXXXh 2 Current number of heads 56 XXXXh 2 Current sectors per track 57-58 XXXXh 4 Current sectors can be transferred with a Read/Write Multiple command per interrupt 60-61 XXXXh 4 Total number of sectors addressable in LBA mode 62 0000h 2 Single-word DMA modes supported	Word Address	Data Default	Bytes	Data Description
• 0001h: A single-ported, single-sector buffer • 0002h: A dual-ported multisector buffer • 0003h: A dual-ported multisector buffer with a read caching 21 0002h 2 Buffer size in 512-byte increments 22 0004h 2 Number of ECC bytes passed on read/write long commands 23-26 XXXXh 8 Firmware revision (eight ASCII characters) 27-46 XXXXh 40 Model number (40 ASCII characters) 47 0001h 2 7-0: Maximum number of sectors that can be transferred with a Read/Write Multiple command per interrupt 48 0000h 2 Double word (32 bit) not supported 49 0002h 2 • 11: IORDY supported • 9: LBA supported • 9: LBA supported • 8: DMA supported 50 0000h 2 Reserved 51 0100h 2 15-8: PIO data transfer cycle timing 52 0000h 2 15-8: DMA data transfer cycle timing 53 0000h 2 15-8: DMA data transfer cycle timing 54 XXXXh 2 Current number of cylinders 55 XXXXh 2 Current number of plinders 56 XXXXh 2 Current sectors per track 57-58 XXXXh 4 Current sectors can be transferred with a Read/Write Multiple command per interrupt 60-61 XXXXh 4 Total number of sectors addressable in LBA mode	20	0002h	2	Buffer type
22 0004h 2 Number of ECC bytes passed on read/write long commands 23-26 XXXXh 8 Firmware revision (eight ASCII characters) 27-46 XXXXh 40 Model number (40 ASCII characters) 47 0001h 2 7-0: Maximum number of sectors that can be transferred with a Read/Write Multiple command per interrupt 48 0000h 2 Double word (32 bit) not supported 49 0002h 2 11: IORDY supported • 9: LBA supported • 8: DMA supported 50 0000h 2 Reserved 51 0100h 2 15-8: PIO data transfer cycle timing 52 0000h 2 15-8: DMA data transfer cycle timing 53 0000h 2 • 1: Words 64-70 are valid • 0: Words 54-58 are valid 54 XXXXh 2 Current number of cylinders 55 XXXXh 2 Current number of heads 56 XXXXh 2 Current sectors per track 57-58 XXXXh 4 Current sectors can be transferred with a Read/Write Multiple command per interrupt 60-61 XXXXh 4 Total number of sectors addressable in LBA mode				 0001h: A single-ported, single-sector buffer 0002h: A dual-ported multisector buffer 0003h: A dual-ported multisector buffer
write long commands 23-26 XXXXh 8 Firmware revision (eight ASCII characters) 27-46 XXXXh 40 Model number (40 ASCII characters) 47 0001h 2 7-0: Maximum number of sectors that can be transferred with a Read/Write Multiple command per interrupt 48 0000h 2 Double word (32 bit) not supported 49 0002h 2 11: IORDY supported • 9: LBA supported • 8: DMA supported 50 0000h 2 Reserved 51 0100h 2 15-8: PIO data transfer cycle timing 52 0000h 2 15-8: DMA data transfer cycle timing 53 0000h 2 1: Words 64-70 are valid • 0: Words 54-58 are valid 54 XXXXh 2 Current number of cylinders 55 XXXXh 2 Current number of heads 56 XXXXh 2 Current sectors per track 57-58 XXXXh 4 Current capacity in sectors 59 010Xh 2 7-0: Current sectors can be transferred with a Read/Write Multiple command per interrupt 60-61 XXXXh 4 Total number of sectors addressable in LBA mode	21	0002h	2	Buffer size in 512-byte increments
27-46 XXXXh 40 Model number (40 ASCII characters) 47 0001h 2 7-0: Maximum number of sectors that can be transferred with a Read/Write Multiple command per interrupt 48 0000h 2 Double word (32 bit) not supported 49 0002h 2 • 11: IORDY supported • 9: LBA supported • 8: DMA supported 50 0000h 2 Reserved 51 0100h 2 15-8: PIO data transfer cycle timing 52 0000h 2 15-8: DMA data transfer cycle timing 53 0000h 2 • 1: Words 64-70 are valid • 0: Words 54-58 are valid 54 XXXXh 2 Current number of cylinders 55 XXXXh 2 Current number of heads 56 XXXXh 2 Current sectors per track 57-58 XXXXh 4 Current capacity in sectors 59 010Xh 2 7-0: Current sectors can be transferred with a Read/Write Multiple command per interrupt 60-61 XXXXh 4 Total number of sectors addressable in LBA mode	22	0004h	2	· ·
47 0001h 2 7-0: Maximum number of sectors that can be transferred with a Read/Write Multiple command per interrupt 48 0000h 2 Double word (32 bit) not supported 49 0002h 2 11: IORDY supported • 9: LBA supported • 8: DMA supported 50 0000h 2 Reserved 51 0100h 2 15-8: PIO data transfer cycle timing 52 0000h 2 15-8: DMA data transfer cycle timing 53 0000h 2 1: Words 64-70 are valid • 0: Words 54-58 are valid 54 XXXXh 2 Current number of cylinders 55 XXXXh 2 Current number of heads 56 XXXXh 2 Current sectors per track 57-58 XXXXh 4 Current capacity in sectors 59 010Xh 2 7-0: Current sectors can be transferred with a Read/Write Multiple command per interrupt 60-61 XXXXh 4 Total number of sectors addressable in LBA mode	23-26	XXXXh	8	Firmware revision (eight ASCII characters)
be transferred with a Read/Write Multiple command per interrupt 48 0000h 2 Double word (32 bit) not supported 49 0002h 2 • 11: IORDY supported • 9: LBA supported • 8: DMA supported 50 0000h 2 Reserved 51 0100h 2 15-8: PIO data transfer cycle timing 52 0000h 2 15-8: DMA data transfer cycle timing 53 0000h 2 • 1: Words 64-70 are valid • 0: Words 54-58 are valid 54 XXXXh 2 Current number of cylinders 55 XXXXh 2 Current number of heads 56 XXXXh 2 Current sectors per track 57-58 XXXXh 4 Current capacity in sectors 59 010Xh 2 7-0: Current sectors can be transferred with a Read/Write Multiple command per interrupt 60-61 XXXXh 4 Total number of sectors addressable in LBA mode	27-46	XXXXh	40	Model number (40 ASCII characters)
49 0002h 2 • 11: IORDY supported • 9: LBA supported • 8: DMA supported 50 0000h 2 Reserved 51 0100h 2 15-8: PIO data transfer cycle timing 52 0000h 2 15-8: DMA data transfer cycle timing 53 0000h 2 • 1: Words 64-70 are valid • 0: Words 54-58 are valid 54 XXXXh 2 Current number of cylinders 55 XXXXh 2 Current number of heads 56 XXXXh 2 Current sectors per track 57-58 XXXXh 4 Current capacity in sectors 59 010Xh 2 7-0: Current sectors can be transferred with a Read/Write Multiple command per interrupt 60-61 XXXXh 4 Total number of sectors addressable in LBA mode	47	0001h	2	be transferred with a Read/Write Multiple
 9: LBA supported 8: DMA supported 50 0000h 2 Reserved 51 0100h 2 15-8: PIO data transfer cycle timing 52 0000h 2 15-8: DMA data transfer cycle timing 53 0000h 2 1: Words 64-70 are valid 0: Words 54-58 are valid 54 XXXXh Current number of cylinders XXXXh Current number of heads Current sectors per track Total number of sectors addressable in LBA mode 	48	0000h	2	Double word (32 bit) not supported
51 0100h 2 15-8: PIO data transfer cycle timing 52 0000h 2 15-8: DMA data transfer cycle timing 53 0000h 2 • 1: Words 64-70 are valid • 0: Words 54-58 are valid 54 XXXXh 2 Current number of cylinders 55 XXXXh 2 Current number of heads 56 XXXXh 2 Current sectors per track 57-58 XXXXh 4 Current capacity in sectors 59 010Xh 2 7-0: Current sectors can be transferred with a Read/Write Multiple command per interrupt 60-61 XXXXh 4 Total number of sectors addressable in LBA mode	49	0002h	2	9: LBA supported
52 0000h 2 15-8: DMA data transfer cycle timing 53 0000h 2 • 1: Words 64-70 are valid • 0: Words 54-58 are valid 54 XXXXh 2 Current number of cylinders 55 XXXXh 2 Current number of heads 56 XXXXh 2 Current sectors per track 57-58 XXXXh 4 Current capacity in sectors 59 010Xh 2 7-0: Current sectors can be transferred with a Read/Write Multiple command per interrupt 60-61 XXXXh 4 Total number of sectors addressable in LBA mode	50	0000h	2	Reserved
53 0000h 2 • 1: Words 64-70 are valid • 0: Words 54-58 are valid 54 XXXXh 2 Current number of cylinders 55 XXXXh 2 Current number of heads 56 XXXXh 2 Current sectors per track 57-58 XXXXh 4 Current capacity in sectors 59 010Xh 2 7-0: Current sectors can be transferred with a Read/Write Multiple command per interrupt 60-61 XXXXh 4 Total number of sectors addressable in LBA mode	51	0100h	2	15-8: PIO data transfer cycle timing
O: Words 54-58 are valid XXXXh Current number of cylinders XXXXh Current number of heads XXXXh Current sectors per track XXXXh Current capacity in sectors O10Xh To: Current sectors can be transferred with a Read/Write Multiple command per interrupt XXXXh Total number of sectors addressable in LBA mode	52	0000h	2	15-8: DMA data transfer cycle timing
55 XXXXh 2 Current number of heads 56 XXXXh 2 Current sectors per track 57-58 XXXXh 4 Current capacity in sectors 59 010Xh 2 7-0: Current sectors can be transferred with a Read/Write Multiple command per interrupt 60-61 XXXXh 4 Total number of sectors addressable in LBA mode	53	0000h	2	
56XXXXh2Current sectors per track57-58XXXXh4Current capacity in sectors59010Xh27-0: Current sectors can be transferred with a Read/Write Multiple command per interrupt60-61XXXXh4Total number of sectors addressable in LBA mode	54	XXXXh	2	Current number of cylinders
57-58 XXXXh 4 Current capacity in sectors 59 010Xh 2 7-0: Current sectors can be transferred with a Read/Write Multiple command per interrupt 60-61 XXXXh 4 Total number of sectors addressable in LBA mode	55	XXXXh	2	Current number of heads
59 010Xh 2 7-0: Current sectors can be transferred with a Read/Write Multiple command per interrupt 60-61 XXXXh 4 Total number of sectors addressable in LBA mode	56	XXXXh	2	Current sectors per track
with a Read/Write Multiple command per interrupt 60-61 XXXXh 4 Total number of sectors addressable in LBA mode	57-58	XXXXh	4	Current capacity in sectors
LBA mode	59	010Xh	2	with a Read/Write Multiple command per
62 0000h 2 Single-word DMA modes supported	60-61	XXXXh	4	
	62	0000h	2	Single-word DMA modes supported

SILICONSYSTEMS PROPRIETARY

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.

All unauthorized use and/or reproduction is prohibited.

PAGE 66 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

Table 52: Identify Drive — Drive Attribute Data (Continued)

Word Address	Data Default	Bytes	Data Description
63	0407h	2	Multiword DMA modes supported
64	0003h	2	PIO modes supported
65	0078h	2	Minimum DMA transfer cycle time per word (ns)
66	0078h	2	Manufacturer's recommended DMA transfer cycle time (ns)
67	0078h	2	Minimum PIO transfer cycle time without flow control (ns)
68	0078h	2	Minimum PIO transfer cycle time with IORDY flow controls (ns)
69-127	0000h	118	Reserved
128-159	0000h	64	Vendor-unique
160-255	0000h	192	Reserved

SILICONSYSTEMS PROPRIETARY

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.
All unauthorized use and/or reproduction is prohibited.

Idle - 97h, E3h

When issued by the host, the device's internal controller sets the BSY bit, enters the Idle mode, clears the BSY bit, and generates an interrupt. If the sector count is non-zero, it is interpreted as a timer count with each count being 5ms, and the automatic power-down mode is enabled. If the sector count is zero, the automatic power-down mode is disabled.

Table 53: Idle — 97h, E3h

Register	D ₇	D ₆	D ₅	D ₄	D_3	D ₂	D ₁	D ₀		
Feature		X								
Sector Count		Timer Count (5ms increments)								
Sector Number		X								
Cylinder Low				×	(·		
Cylinder High				×	(·		
Drive Head	Χ	Χ	Χ	Drive		>	(
Command		1	1	97h o	r E3h					

PAGE 68 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

Idle Immediate — 95h, E1h

When issued by the host, the device's internal controller sets the BSY bit, enters Idle Mode, clears the BSY bit, and issues an interrupt. The interrupt is issued whether or not the Idle mode is fully entered.

Table 54: Idle Immediate — 95h, E1h

Register	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		
Feature		X								
Sector Count		X								
Sector Number		X								
Cylinder Low				Х						
Cylinder High				Х						
Drive Head	Х	Χ	Χ	Drive		>	(
Command				95h o	r E1h					

Initialize Drive Parameters — 91h

Initialize Drive Parameters allows the host to set the sector counts per track and the head counts per cylinder to 1 Fixed. Upon issuance of the command, the device sets the BSY bit and associated parameters, clears the BSY bit, and issues an interrupt.

Table 55: Initialize Drive Parameters — 91h

Register	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		
Feature				×	(
Sector Count		Sector Count (Number of Sectors)								
Sector Number		X								
Cylinder Low				X	(
Cylinder High				X	(
Drive Head	Х	0	Χ	Drive			lumber			
					(Nur	nber of	Heads -	<u> </u>		
Command				91	h					

PAGE 70 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

Recalibrate — 1Xh

The Recalibrate command sets the cylinder low and high, head number to 0h, and sector number to 1h in CHS mode. In LBA mode (i.e., LBA = 1), the sector number is set to 0h.

Table 56: Recalibrate — 1Xh

Register	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
Feature				×	(
Sector Count		X							
Sector Number		X							
Cylinder Low				X	(
Cylinder High				X	(
Drive Head	1 LBA 1 Drive X								
Command		1Xh							

Read Buffer — E4h

The Read Buffer command allows the host to read the contents of the sector buffer. When issued, the device sets the BSY bit and sets up the sector buffer data in preparation for the read operation. When the data is ready, the DRQ bit is set and the BSY bit in the Status register are set and cleared, respectively.

Table 57: Read Buffer — E4h

Register	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀						
Feature		X												
Sector Count		X												
Sector Number		X												
Cylinder Low				×	(
Cylinder High				×	(
Drive Head	X	Χ	Χ	Drive		>	(
Command				E4	ŀh		E4h							

PAGE 72 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

Read DMA — C8h

The Read DMA command allows the host to read data using the DMA transfer protocol.

Note: This function does not apply to SiliconDrive Secures that have DMA disabled.

Table 58: Read DMA — C8h

Register	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
Feature		ı		>	(ı	l	
Sector Count				Sector	Count			
Sector Number			Sect	or Numb	er (LBA	47-0)		
Cylinder Low			Cylir	nder Lov	v (LBA1	5-8)		
Cylinder High			Cylin	der High	ı (LBA2	3-16)		
Drive Head	1	1 LBA 1 Drive Head Number (LBA27-24						
Command	C8h							

Read Multiple — C4h

The Read Multiple command executes similarly to the Read Sector command, with the exception that interrupts are issued only when a block containing the counts of sectors defined by the Set Multiple command is transferred.

Table 59: Read Multiple — C4h

Register	D ₇	D ₆	D ₅	D ₄	D_3	D ₂	D ₁	D ₀
Feature		ı	ı	>	(ı	l	1
Sector Count				Sector	Count			
Sector Number			Secto	or Numb	er (LBA	47-0)		
Cylinder Low			Cylir	nder Lov	v (LBA1	5-8)		
Cylinder High			Cylind	der High	ı (LBA2	3-16)		
Drive Head	1	LBA	1	Drive	Head	Numbe	r (LBA2	27-24)
Command	C4h							

PAGE 74 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

Read Sector — 20h, 21h

The Read Sector command allows the host to read sectors 1 to 256 as specified in the Sector Count register. If the sector count is set to 0h, all 256 sectors of data are made available. When the command code is issued and the first sector of data has been transferred to the buffer, the DRQ bit is set. The Read Sector command is terminated by writing the cylinder, head, and sector number of the last sector read in the task file. On error, the read operation is aborted in the errant sector.

Table 60: Read Sector — 20h, 21h

Register	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
Feature				>	(
Sector Count				Sector	Count			
Sector Number			Sect	or Numb	er (LBA	\ 7-0)		
Cylinder Low			Cylir	nder Lov	v (LBA1	5-8)		
Cylinder High			Cylin	der High	ı (LBA2	3-16)		
Drive Head	1	LBA	1	Drive	Head	Numbe	r (LBA2	27-24)
Command	20h or 21h							

DOCUMENT: SSDS04-3150C-R May 22, 2007 Page 75

Read Long Sector(s) — 22h, 23h

The Read Long Sector(s) command operates similarly to the Read Sector(s) command, with the exception that it transfers requested data sectors and ECC data. The long instruction ECC byte transfer for Long commands is a byte transfer at a fixed length of 4 bytes.

Table 61: Read Long Sector(s) — 22h, 23h

Register	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		
Feature				>	(
Sector Count				>	(·		
Sector Number			Secto	or Numb	er (LBA	1 7-0)		·		
Cylinder Low			Cylin	nder Lov	v (LBA1	5-8)		•		
Cylinder High			Cylind	der High	ı (LBA2	3-16)				
Drive Head	1	1 LBA 1 Drive Head Number (LBA27-24)								
Command	22h or 23h									

PAGE 76 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

Read Verify Sector(s) — 40h, 41h

The Read Verify Sector(s) command operates similarly to the Read Sector(s) command, with the exception that is does not set the DRQ bit and does not transfer data to the host. When the requested sectors are verified, the onboard controller clears the BSY bit and issues an interrupt.

Table 62: Read Verify Sector(s) — 40h, 41h

Register	D ₇	D ₆	D ₅	D ₄	D_3	D ₂	D ₁	D ₀
Feature				Х				1
Sector Count				Sector	Count			
Sector Number			Secto	r Numb	er (LBA	7-0)		
Cylinder Low			Cylin	der Low	(LBA1	5-8)		
Cylinder High			Cylind	ler High	(LBA23	3-16)		
Drive Head	1	LBA	1	Drive	Head	Number	(LBA27	7-24)
Command	40h or 41h							

DOCUMENT: SSDS04-3150C-R May 22, 2007 Page 77

Seek — 7Xh

The Seek command seeks and picks up the head to the tracks specified in the task file. When the command is issued, the solid-state memory chips do not need to be formatted. After an appropriate amount of time, the DSC bit is set.

Table 63: Seek — 7Xh

Register	D ₇	D ₆	D ₅	D ₄	D_3	D ₂	D ₁	D ₀	
Feature		l	ı	>	(ı	l	l	
Sector Count				>	(
Sector Number		Sector Number (LBA7-0)							
Cylinder Low			Cylir	nder Lov	v (LBA1	5-8)			
Cylinder High			Cylin	der High	ı (LBA2	3-16)			
Drive Head	1	LBA	1	Drive	Head	Numbe	r (LBA2	27-24)	
Command	7Xh								

PAGE 78 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

Set Features — EFh

The Set Features command allows the host to configure the feature set of the device according to the attributes listed in Table 65.

Table 64: Set Features — EFh

Register	D ₇	D ₆	D ₅	D ₄	D_3	D ₂	D ₁	D ₀
Feature				Fea	ture			
Sector Count				×	(
Sector Number		X						
Cylinder Low				×	(·
Cylinder High				×	(·
Drive Head	Χ	X X Drive X						
Command		EFh						

Table 65: Set Features' Attributes

Feature	Operation
01h	Enable 8-bit data transfer
66h	Disable reverting to power on defaults
81h	Disable 8-bit data transfer
BBh	4 bytes of data apply on Read/Write Long commands
CCh	Enable revert to power on defaults

On power-up or following a hardware reset, the device is set to the default mode 81h.

Set Multiple Mode — C6h

The Set Multiple Mode command allows the host to access the drive via Read Multiple and Write Multiple ATA commands. Additionally, the command sets the block count (i.e., the number of sectors within the block) for the Read/Write Multiple command. The sector count per block is set in the Sector Count register.

Table 66: Set Multiple Mode — C6h

Register	D ₇	D ₆	D ₅	D ₄	D_3	D ₂	D ₁	D ₀
Feature				>	(
Sector Count				Sector	Count			
Sector Number		X						
Cylinder Low				>	(
Cylinder High				>	(·
Drive Head	X	X X Drive X						
Command		C6h						

PAGE 80 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

Set Sleep Mode — 99h, E6h

The Set Sleep Mode command allows the host to set the device in sleep mode. When the onboard controller transitions to sleep mode, it clears the BSY bit and issues an interrupt. The device interface then becomes inactive. Sleep mode can be exited by issuing either a hardware or software reset.

Table 67: Set Sleep Mode — 99h, E6h

Register	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
Feature				×	(
Sector Count				Х				
Sector Number				Х				
Cylinder Low				Х				
Cylinder High				X				
Drive Head	X	X X Drive X						
Command	99h or E6h							

Standby — 96h, E2h

When the Standby command is issued by the host, it transitions the device into standby mode. If the Sector Count register is set to a value other than 0h, the Auto Powerdown function is enabled and the device returns to Idle mode.

Table 68: Standby — 96h, E2h

Register	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
Feature				>	(
Sector Count		Ti	mer Co	unt (5m	s x Tim	er Cour	nt)	
Sector Number				>	(
Cylinder Low				X	(
Cylinder High				>	(
Drive Head	Χ	Χ	Χ	Drive		>	(
Command	96h or E2h							

PAGE 82 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

Standby Immediate — 94h, E0h

When the Standby Immediate command is issued by the host, it transitions the device into standby mode.

Table 69: Standby Immediate — 94h, E0h

Register	D ₇	D ₆	D ₅	D ₄	D_3	D ₂	D ₁	D ₇
Feature				×	(
Sector Count				X	(
Sector Number				X	(
Cylinder Low				X	(·
Cylinder High				X	(·
Drive Head	Х	X X Drive X						
Command	94h or E0h							

Write Buffer — E8h

The Write Buffer command allows the host to rewrite the contents of the 512- byte data buffer with the wanted data.

Table 70: Write Buffer — E8h

Register	D ₇	D ₆	D ₅	D ₄	D_3	D ₂	D ₁	D ₇
Feature				>	(
Sector Count				>	(
Sector Number				>	(
Cylinder Low				×	(
Cylinder High				×	(
Drive Head	Х	Χ	Χ	Drive		>	(
Command			1	E8	3h			

PAGE 84 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

Write DMA — CAh

The Write DMA command allows the host to write data using the DMA transfer protocol.

Note: This function does not apply to SiliconDrive Secures that have DMA disabled.

Table 71: Write DMA — CAh

Register	D ₇	D ₆	D ₅	D ₄	D_3	D ₂	D ₁	D ₀					
Feature				>	(
Sector Count				Sector	Count								
Sector Number			Sect	or Numb	er (LBA	1 7-0)							
Cylinder Low			Cyli	nder Lov	v(LBA1	5-8)							
Cylinder High			Cylin	der High	n(LBA2	3-16)							
Drive Head	X LBA X Drive Head Number(LBA27							7-24)					
Command		ı	I	CA	\ h	CAh							

Write Multiple — C5h

The Write Multiple command operates in the same manner as the Write Sector command. When issued, the device sets the BSY bit within 400ns and generates an interrupt at the completion of a transferred block of sectors. The DRQ bit is set at the beginning of a block transfer.

Table 72: Write Multiple — C5h

Register	D ₇	D ₆	D ₅	D ₄	D_3	D ₂	D ₁	D ₀
Feature		I		>	(
Sector Count				Sector	Count			
Sector Number			Secto	or Numb	er (LBA	\ 7-0)		
Cylinder Low			Cylin	nder Lov	v(LBA1	5-8)		
Cylinder High			Cylin	der Higl	n(LBA2	3-16)		
Drive Head	Χ	LBA	Χ	Drive	Head	Numbe	er(LBA2	27-24)
Command	C5h							

PAGE 86 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

Write Sector(s) — 30h, 31h

The Write Sector(s) command writes from 1 to 256 sectors as specified in the Sector Count register. A sector count of 0 requests 256 sectors. When issued, the device sets the BSY bit within 400ns and generates an interrupt at the completion of a transferred block of sectors. The DRQ bit is set at the beginning of a block transfer.

Table 73: Write Sector(s) — 30h, 31h

Register	D ₇	D ₆	D ₅	D ₄	D_3	D ₂	D ₁	D ₀
Feature				X	(
Sector Count				Sector	Count			
Sector Number			Sect	or Numb	er (LBA	1 7-0)		
Cylinder Low			Cylir	nder Lov	v (LBA1	5-8)		
Cylinder High			Cylin	der High	(LBA2	3-16)		
Drive Head	Χ	LBA	Χ	Drive	Head	Numbe	r (LBA2	27-24)
Command		1	ı	30h o	r 31h			

Write Long Sector(s) — 32h, 33h

The Write Long Sector(s) command operates in the same manner as the Write Sector command — when issued, the device sets the BSY bit within 400ns and generates an interrupt at the completion of a transferred block of sectors. The DRQ bit is set at the beginning of a block transfer.

Table 74: Write Long Sector(s) — 32h, 33h

Register	D ₇	D ₆	D ₅	D ₄	D_3	D ₂	D ₁	D ₀
Feature				>	(ı	
Sector Count				Sector	Count			·
Sector Number			Sect	or Numb	er (LBA	1 7-0)		
Cylinder Low			Cylir	nder Lov	v (LBA1	5-8)		
Cylinder High			Cylin	der High	ı (LBA2	3-16)		
Drive Head	Χ	LBA	Χ	Drive	Head	Numbe	r (LBA2	27-24)
Command	32h or 33h							

PAGE 88 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

Erase Sector(s) — C0h

The Erase Sector(s) command is issued prior to the issuance of a Write Sector(s) or Write Multiple w/o Erase command.

Table 75: Erase Sector(s) — C0h

Register	D ₇	D ₆	D ₅	D ₄	D_3	D ₂	D ₁	D ₀
Feature				>	(l	l
Sector Count				Sector	Count			
Sector Number			Sect	or Numb	er (LBA	1 7-0)		
Cylinder Low			Cylir	nder Lov	v (LBA1	5-8)		
Cylinder High			Cylin	der High	ı (LBA2	3-16)		
Drive Head	Χ	LBA	Χ	Drive	Head	Numbe	r (LBA2	27-24)
Command				C)h			

Request Sense — 03h

The Request Sense command identifies the extended error codes generated by the preceding ATA command. The Request Sense command must be issued immediately following the detection of an error via the Error register.

Table 76: Request Sense — 03h

Register	D ₇	D ₆	D ₅	D ₄	D_3	D ₂	D ₁	D ₀	
Feature				×					
Sector Count				X	<u> </u>				
Sector Number				X					
Cylinder Low				X					
Cylinder High				X					
Drive Head	1	1 X 1 Drive X							
Command		1	1	03	h				

The extended error codes are defined in the following table.

Table 77: Extended Error Codes

Extended Error Codes	Description
00h	No error detected
01h	Self test is OK (no error)
09h	Miscellaneous error
20h	Invalid command
21h	Invalid address (requested head or sector invalid)
2Fh	Address overflow (address too large)
35h, 36h	Supply or generated voltage out of tolerance
11h	Uncorrectable ECC error
18h	Corrected ECC error
05h, 30h-32h, 37h,3Eh	Self test of diagnostic failed
10h, 14h	ID not found
3Ah	Spare sectors exhausted
1Fh	Data transfer error/aborted command
0Ch, 38h, 3Bh, 3Ch, 3Fh	Computed media format
03h	Write/erase failed

SILICONSYSTEMS PROPRIETARY

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.

All unauthorized use and/or reproduction is prohibited.

PAGE 90 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

Translate Sector — 87h

The Translate Sector command is not currently supported by the SiliconSystems' SiliconDrive Secure. If the host issues this command, the device responds with 0x00h in the data register.

Table 78: Translate Sector — 87h

Register	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
Feature			ı	>	(
Sector Count				Sector	Count			
Sector Number			Secto	or Numb	er (LBA	\7-0)		
Cylinder Low			Cylir	nder Lov	v (LBA1	5-8)		·
Cylinder High			Cylind	der High	ı (LBA2	3-16)		·
Drive Head	1	LBA	1	Drive	Head	Numbe	r (LBA2	27-24)
Command		1	1	87	' h			_

Wear-Level — F5h

The Wear-Level command is supported as an NOP command for the purposes of backward compatibility with the ANSI AT attachment standard. This command sets the Sector Count register to 0x00h.

Table 79: Wear-Level — F5h

Register	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
Feature				X	(
Sector Count			С	ompletion	on Statu	IS		
Sector Number				×				
Cylinder Low				×				
Cylinder High				×				
Drive Head	Х	Χ	Χ	Drive		Fla	ag	
Command				F5	ih			

PAGE 92 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

Write Multiple w/o Erase — CDh

The Write Multiple w/o Erase command functions identically to the Write Multiple command, with the exception that the implied pre-erase (i.e., Erase Sector(s) command) is not issued prior to writing the sectors.

Table 80: Write Multiple w/o Erase — CDh

Register	D ₇	D ₆	D ₅	D ₄	D_3	D ₂	D ₁	D ₀
Feature			ı	>	(l
Sector Count				Sector	Count			
Sector Number			Sect	or Numb	er (LBA	1 7-0)		
Cylinder Low			Cylir	nder Lov	v (LBA1	5-8)		
Cylinder High			Cylin	der High	ı (LBA2	3-16)		
Drive Head	Χ	LBA	Χ	Drive	Head	Numbe	r (LBA2	27-24)
Command	CDh							

Write Sector(s) w/o Erase — 38h

The Write Sector(s) w/o Erase command functions similar to the Write Sector command, with the exception that the implied pre-erase (i.e., Erase Sector(s) command) is not issued prior to writing the sectors.

Table 81: Write Sector(s) w/o Erase — 38h

Register	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
Feature		l		>	(l	•
Sector Count				Sector	Count			
Sector Number			Secto	or Numb	er (LBA	\ 7-0)		
Cylinder Low			Cylir	nder Lov	v (LBA1	5-8)		
Cylinder High			Cylin	der High	ı (LBA2	3-16)		
Drive Head	Χ	LBA	Χ	Drive	Head	Numbe	r (LBA2	27-24)
Command	38h							

PAGE 94 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

Write Verify — 3Ch

The Write Verify command verifies each sector immediately after it is written. This command performs identically to the Write Sector(s) command, with the added feature of verifying each sector written.

Table 82: Write Verify — 3Ch

Register	D ₇	D ₆	D ₅	D ₄	D_3	D ₂	D ₁	D ₀
Feature	X							
Sector Count	Sector Count							
Sector Number	Sector Number (LBA7-0)							
Cylinder Low	Cylinder Low (LBA15-8)							
Cylinder High	Cylinder High (LBA23-16)							
Drive Head	Χ	LBA	Χ	Drive	Head Number (LBA27-24)			
Command	3Ch							

SALES AND SUPPORT

To order or obtain information on pricing and delivery, contact your SiliconSystems Sales Representative.

PART NUMBERING

NOMENCLATURE

The following table defines the SiliconDrive Secure CF part numbering scheme.

YYY SSD-C Т -3150 Part number suffix contact your SiliconSystems Sales Representative Temperature Range: Blank = Commercial I = Industrial Capacity: 32M = 32MB to 08G = 8GB Form Factor: C = CF D = 2.5" Drive M = Module P = PC Card SiliconSystems SiliconDrive

Table 83: Part Numbering Nomenclature

SILICONSYSTEMS PROPRIETARY

PAGE 96 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R

PART NUMBERS

The following table lists the SiliconDrive Secure's part numbers.

Table 84: Part Numbers

Part Number	Capacity
SSD-C08G(I)-3150	8GB
SSD-C04G(I)-3150	4GB
SSD-C02G(I)-3150	2GB
SSD-C01G(I)-3150	1GB
SSD-C51M(I)-3150	512MB
SSD-C25M(I)-3150	256MB
SSD-C12M(I)-3150	128MB
SSD-C64M(I)-3150	64MB
SSD-C32M(I)-3150	32MB

SAMPLE LABEL



Figure 8: Sample Label

SILICONSYSTEMS PROPRIETARY

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.
All unauthorized use and/or reproduction is prohibited.

RELATED DOCUMENTATION

For more information, visit www.siliconsystems.com or contact your SiliconSystems Sales Representative.

Table 85: Related Documentation

SiliconDrive Secu Application-Speci Technology	-	Document Number
PowerArmor	Eliminates drive corruption	SSWPxx-PowerArmor-R
SiSMART	Calculates remaining useful life	SSWPxx-SiSMART-R
SiProtect	Software write protection for Read-only access	SSANxx-SilDrvSec-R
SiSecure	Password required for read/ write access	SSANxx-SilDrvSec-R
SiSweep	Ultra-fast data erasure	SSANxx-SilDrvSec-R
SiPurge	Non-recoverable data erasure	SSANxx-SilDrvSec-R

^{*} NDA required





Click here

Click here

SiliconSystems' performance tests, ratings, and product specifications are measured using specific computer systems and/or components and reflect the approximate performance of SiliconSystems' products as measured by those tests. Any difference in system hardware or software design or configuration, as well as system use, may affect actual test results, ratings, and product specifications. SiliconSystems welcomes user comments and reserves the right to revise this document and/or make updates to product specifications, products, or programs described without notice at any time. SiliconSystems makes no representations or warranties regarding this document. The names of actual companies and products mentioned herein are the trademarks of their respective owners.

SiliconSystems™, SiliconDrive™, SiliconDrive Secure™, PowerArmor™, SiSMART™, SiKey™, SiZone™, SiProtect™, SiSecure™, SiSweep™, SiProtect™, SiScrub™, SiliconEdge™, and the SiliconSystems logo are trademarks or registered trademarks of SiliconSystems, Inc. and may be used publicly only with the permission of SiliconSystems and require proper acknowledgement. Other listed names and brands are trademarks or registered trademarks of their respective owners.

© Copyright 2007 by SiliconSystems, Inc. All rights reserved. No part of this publication may be reproduced without the prior written consent of SiliconSystems.

SILICONSYSTEMS PROPRIETARY

This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.

All unauthorized use and/or reproduction is prohibited.

PAGE 98 MAY 22, 2007 DOCUMENT: SSDS04-3150C-R